System Diagnostics Engineer

Cadence San Jose , CA 95111

Posted 3 months ago

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an opportunity to join a high-performance team that works collaboratively to produce cutting-edge systems used by the world's leading high-tech companies in silicon and enterprise system designs.

Our team is disciplined in building modular, sustainable Hardware diagnostic solutions that use automation to enable user friendly solutions with advanced metrics reporting that allows us to deploy the most advanced Hardware (HW) diagnosis engine in the industry. Responsibilities include, but are not limited to the following:

  • Interpreting HW design documents and schematics to realize test coverage

  • Create and extend enterprise level system functional diagnostics and APIs using modular design to test HW at component, board, and system levels of abstraction

  • Design and implement full stack error code solution

Qualifications/Requirements

  • BA/BS degree in Computer Science or Electrical Engineering

  • 2+ years working with Python, C++, and Linux

  • Object oriented development experience

  • Experience writing kernel level drivers

  • Excellent communication and documentation skills

  • Experience with the following is highly desirable:

  • Device Drivers, RTOS constructs, High Speed IO, SERDES, ASICs

  • The ideal candidate should be a self-starter that intuitively understands how to find solutions to complex problems given a set of constraints.

We're doing work that matters. Help us solve what others can't.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
System HW Principal Engineer

Light Field Lab

Posted 1 week ago

VIEW JOBS 9/11/2019 12:00:00 AM 2019-12-10T00:00 <p>The System HW Principal Engineer will be responsible for design and implementation of HW for the world’s highest resolution holographic display ecosystem. The ideal candidate has a background in imaging or display systems, and is familiar with implementing video interfaces in FPGAs. He or she is able to specify detailed block diagrams for the interconnection between CPUs, PCIe devices, FPGAs, GPUs, and memory devices in a distributed system. The candidate will be able to optimize these HW blocks for the most efficient video rendering solution for a real-time system. The candidate will work daily with a team of software developers, EEs, mechanical engineers, optical engineers, other HW engineers, and experts in light field imaging.</p><p><strong>Requirements</strong></p><p>Essential Duties and Responsibilities </p><ul> <li>Generate system-level HW architecture diagrams, and take a lead role in the implementation of a distributed display system which includes multiple servers driving a modular video display system with many gigapixels of resolution. </li> <li>Lead the design and implementation of a custom distributed real-time engine which uses a balance of CPU and GPU functionality optimized to render video for a large light field display system.</li> </ul><ul> <li>Take a lead role in the design and implementation of custom FPGAs which employ video interface IP blocks, custom codecs, and communication with GPUs. </li> <li>Work with the SW Systems Principal Engineer and the Computational Imaging Architect to achieve an optimal system-level design. </li> <li>Implement proprietary codecs in processors, GPUs, and FPGAs </li> <li>Other tasks as assigned. </li> </ul><p><br></p><p>Other Duties and Responsibilities </p><ul> <li>Work with software engineers, ME’s, optical engineers, and light field imaging experts to arrive at the optimal system requirements and implementation. </li> <li>Evaluate new display technology, and work with GPU vendors to maximize their performance.</li> </ul><p>Qualifications </p><p>At least 5 years of experience in taking a lead role in the system level architecture and hardware implementation of complex video display systems. Experience with the design of imaging or </p><p>display systems is a plus. </p><ul> <li>Able to specify complete system level as well as detailed block diagrams for the interconnection between CPUs, PCIe devices, FPGAs, GPUs, and memory devices in a distributed system. </li> <li>Direct hands-on experience with tool chains for HDL, test bench, synthesis, place and route, timing analysis and closure for large high speed complex FPGAs. Verilog experience a plus. </li> <li>Familiar with the design and implementation of video interface IP blocks in an FPGA, such as Display Port. </li> <li>Experience with embedded processors. </li> <li>Knowledgeable about video synchronization across multiple displays, and video timing signals. </li> <li>Proven experience in working with software engineers to bring up a complex system. </li> <li>Familiar with implementation of video encoding and decoding protocols in both HW and SW. </li> <li>Experience with large-scale distributed systems. </li> <li>Experience writing low-level HW drivers in FW is a plus. </li> <li>Experience with implementing an FPGA PCIe interface to communicate with a host PCIe bus is a plus. </li> <li>Comfortable in a fast-paced startup environment </li> </ul><p><br></p><p>Key Competencies </p><ul> <li>HW architecture detailing system design with CPUs, GPUs, and FPGAs </li> <li>Design flow for large FPGAs. </li> <li>Display Port IP blocks </li> <li>Embedded processors </li> <li>Video timing and synchronization across multiple displays </li> <li>Video codecs </li> <li>Distributed systems </li> <li>Low-level HW drivers </li> <li>PCIE communication between a target and a host CPU system </li> </ul><p><br></p><p>PHYSICAL REQUIREMENTS </p><p>The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions. </p><ul> <li>Ability to lift and carry 25 pounds for 50 feet; bend and reach; work in an environment with daily changes in climate; </li> <li>While performing the duties of this job, the employee routinely is required to sit, read, write, type and speak for extended periods of time; </li> <li>The employee is required to move around the premises; </li> <li>The employee must be able to observe and respond to people and situations and interact with others encountered in the course of work; </li> <li>Employee must be able to learn and apply new skills or information; </li> <li>Must be able to multi-task regularly; </li> <li>Employee must display a positive, professional image and attitude and work well with others; </li> <li>The environment generally is moderate in temperature and noise levels; </li> <li>The position also requires the following abilities:</li> </ul><p>Ability to look at computer screen for extended periods; Ability to concentrate and focus for extended periods; Ability to handle stress; Ability to interact frequently and positively with others; Ability to meet deadlines</p><p><br></p><p>The above information on this description has been designed to indicate the general nature and level of work performance by employees within this classification. It is not designed to contain or interpreted as a comprehensive inventory or exhaustive list of all duties, responsibilities and qualifications required of employees assigned to this job. Management reserves the right to amend and change responsibilities to meet business and organizational needs. Light Field Lab Inc., is an at-will employer and this description is not intended to imply a guarantee of permanent employment.</p><p><strong>Benefits</strong></p><p>Major Medical, Dental and Vision Insurance available </p> Light Field Lab San Jose CA

System Diagnostics Engineer

Cadence