Strategy Director - Dram Design

Micron Technology, Inc. San Jose , CA 95111

Posted 4 weeks ago

Req. ID: 191482

Job Description:

As a member of the Technology and Product Group (TPG) Strategy team, you will help set Micron's product and technology strategy. You will work closely with team members across multiple departments including business units, design, product engineering, and technology development to define, prioritize, and communicate market and system requirements and develop best in industry technology roadmaps for products and systems that will meet these exciting market demands.

Responsibilities include, but not limited to:

  • Run executive-level strategy meetings where Micron's product and technology roadmaps are proposed, aligned, and selected.

  • Collaborate with TPG partners to align roadmaps and technology priorities by mapping system and product requirements into technology metrics.

  • Investigate, summarize, and report on technology inflection points, competitive landscape, and evolving customer requirements.

  • Develop and grow trusted partner relationships with key internal and external partners to assure the technology plan and strategic directions are consistent with Micron's goals and priorities. Partner to build the plans and investment rationale for the proposed solutions.

  • Evaluate technology roadmap plans and progress to these roadmaps. Highlight when changes or re-alignment of priorities are vital.

  • Collaborate with partners and stakeholders to acquire relevant information and regularly meet with business partners to validate data and assumptions.

  • Build and present data summaries to enable decision making, summarize key takeaways, and drive follow-up action items.

  • Translate assessments of strategies into meaningful decision points and recommendations.

Minimum Qualifications:

  • 10+ years of proven experience

  • MS/Ph.D. in Electrical Engineering, Microelectronics, Physics or related field or equivalent experience

  • Deep knowledge of DRAM memory design, CMOS digital and analog circuits

  • Understanding of Enterprise, Cloud, and Mobile DRAM memory systems or architecture

  • Understanding of how DRAM memory is used in systems and end-customer solutions

  • Understanding of computer architecture

  • Understanding of CMOS device physics

  • Highly effective, strong communication and teamwork skills

  • Excellent analytical, analysis, and problem-solving skills

  • Adaptable to a fast-paced, rapidly changing environment with multifaceted demands

About Us

As the leader in innovative memory solutions, Micron is helping the world make sense of data by delivering technology that is transforming how the world uses information. Through our global brands - Micron, Crucial, and Ballistix - we offer the industry's broadest portfolio. We are the only company manufacturing today's major memory and storage technologies: DRAM, NAND, NOR, and 3D XPoint memory. Our solutions are purpose built to leverage the value of data to unlock financial insights, accelerate scientific breakthroughs, and improve communication around the world.

Micron Benefits

Employee Rewards Program, Healthcare, Paid time off (Combined Sick and Vacation Time), Retirement savings plans, Paid maternity/paternity leave, Employee Assistance Program, Professional development training, Workplace wellness programs, Micron Health Clinic (Boise only), Fitness Center/Activity rooms (Boise/San Jose only), Tuition Reimbursement, Micron Corporate Discounts, Casual Dress attire.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's Human Resources Department at 1-800-336-8918 or 208-368-4748 and/or by completing our General Contact Form

Keywords: San Jose || California (US-CA) || United States (US) || Technology Development || Experienced || Regular || Engineering || #LI-LP1 || Tier 5 ||


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Director Of Design Engineering Soc Timing

Xilinx, Inc.

Posted 1 week ago

VIEW JOBS 5/26/2020 12:00:00 AM 2020-08-24T00:00 At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible. Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives. If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX. Job Description As a member of SoC Design and Integration team, you will: * Lead/Manage Timing/EMIR Methodology and Full chip timing Closure team * Methodology development for Block level and Chip Level timing including, constraints, budgeting, timing closure, data handoffs, margins, multi-scenario and timing-exceptions. * Interface with various Block development groups across the globe, CAD, software, and product engineering to guide design and analysis styles and review verification of blocks * Develop/ enhance methodologies timing model generation and verification * Debug design and flow issues related to Extraction, Noise, timing closure/ modeling/ constraint propagations, etc. * Common Essentials Duties and Responsibilities include, but not limited to: * Exercises solid analytical problem solving in troubleshooting component designs (e.g., timing analysis, constraint setting) * Creates and tracks schedules to ensure that component deliveries achieve technical and quality objectives per specifications in a timely manner * Collaborates with design management and other engineering teams in identifying and addressing key areas where changes or the adaptation of methods is required to better align with Xilinx's needs * Expert in technical innovation in the use of standard design implementation tools and methods (e.g. understands how to leverage the tool to have a positive impact on the design). * Mentors junior design engineers on emerging methods and how best to integrate these into practice Education and Experience Requirements: * BS with 15 years of exp or MS with 12 years of exp or PhD with 8 years of exp in Electrical Engineering or Computer Engineering or related equivalent * Knowledge of FPGA architecture and design is a plus * Experience in RTL, synthesis, place and route, static timing analysis (STA) and electrical analysis. * Fundamental static CMOS circuit design knowledge including simulation experience with Spice and Verilog * Experience with Primetime, Goldtime, Tempus and/or other STA tools etc. * Experience with high frequency, low power, multi-voltage design techniques * Experience with automation using scripting techniques such as Perl, TCL, or Python * Strong debugging skills * Ability to develop clear and concise engineering documentation * Excellent verbal and written communication and presentation skills * Excellent organizational skills and attention to detail * Leadership and mentorship skills Desired qualifications: * Understanding of SOC Design and analysis techniques * Experience with industry standard EDA tools for synthesis, place and route, electrical analysis, extraction. * Experience with C/ C * Experience with Statistical Data analysis * Experience managing projects and teams Xilinx, Inc. San Jose CA

Strategy Director - Dram Design

Micron Technology, Inc.