Sorry, this job is no longer accepting applications. See below for more jobs that match what you’re looking for!

Static Timing Engineer

Expired Job

Apple Inc. Santa Clara , CA 95051

Posted 5 months ago

Job Summary

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next phenomenal Apple product. Do you enjoy working on challenges that no one has solved yet? As a member of our dynamic group, you will get the unrivaled and rewarding opportunity to craft upcoming products that will delight and transfix millions of Apple's customers every single day. Are you ready to join a team transforming hardware technology? We are searching for a talented engineer to join our exciting team of problem solvers.

Key Qualifications

This position requires thorough knowledge of the ASIC design timing closure flow and methodology. The ideal candidate will have the following background: - At least 2+ year's experience in ASIC timing constraints generation and timing closure

  • Expertise in STA tools (Primetime) and flow

  • Knowledge of timing corners/modes, process variations and signal integrity related issues

  • Hands on experience in timing/SDC constraints generation and management

  • Proficient in scripting languages (Tcl and Perl) - Familiarity with synthesis, logic equivalence, DFT and backend related methodology and tools

  • Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups

  • Self-starter and highly motivated

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design: - Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis and physical implementation) - Develop and maintain methodology and flows related to timing verification and closure

  • Generation of block and full chip timing constraints

Education

BS EE, EECS, or CS is required


upload resume icon
See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Physical Design And Timing Engineer

Nvidia

Posted 1 week ago

VIEW JOBS 1/8/2019 12:00:00 AM 2019-04-08T00:00 We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human inventiveness and intelligence. What you'll be doing: * You will drive physical design and timing of high-frequency and low-power CPUs, GPUs, ASICS at block level, cluster level, and/or full chip level. * Help in driving frontend and backend implementation from RTL to gds2, including synthesis, equivalence checking, floor-planning, timing constraints, timing and power convergence, and ECO implementation. What we need to see: * Hold a BS in Electrical or Computer Engineering plus 8 yrs experience in Synthesis and Timing * Have solid experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence. * Hands on experience in logic synthesis and equivalence checking/FV required. Deep understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure. * Expertise in physical design and optimization e.g. placement, routing, cell sizing, buffering, logic restructuring, etc. to improve timing and power, along with a background in implementing them through ECOs. * Understanding of DFT logic and hands-on experience in design closure. * Expertise in analyzing and converging crosstalk delay, noise glitch, and electrical/manufacturing rules in deep-sub micron processes. * Knowledge in process variation effect modeling and experience in design convergence taking into account variations. * Experience in critical path planning and crafting needed. * You'll need to have expertise and in-depth knowledge of industry standard EDA tools. * Proficiency in scripting languages, such as, Perl, Tcl, Make, etc. Ways to stand out from the crowd: * If you have a background in CPU implementation and timing convergence, this is a plus * Experience with DFT timing closure for various modes e.g. scan shift and capture, transition faults, BIST, etc. * Knowledge in circuits, SPICE simulations, and/or transistor level STA. * Experience in methodology and/or flow development/automation. NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative and autonomous, we want to hear from you. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression , sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. Nvidia Santa Clara CA

Static Timing Engineer

Expired Job

Apple Inc.