Staff Physical Design Engineer (Global Timing)

Marvell Santa Clara , CA 95051

Posted 2 weeks ago

Responsibilities: - As a Physical Design Engineer (Global Timing), you will be part of our Global Timing team and responsible for running/supporting/maintaining the Global Timing Flow using industry standard EDA tools for designing the next generation Multi-Ghz high-performance processor SOC chips in leading-edge CMOS process technology.

  • Work with design teams across various disciplines such as Digital/RTL/Analog in helping them take their blocks (custom, PnR) through the global timing flow and making sure all the blocks meet timing requirements.

  • Implement/Support blocks with multi-voltage designs through all aspects of RTL to GDS Implementation (Place and Route, static timing, physical verification) using industry standard EDA tools.

  • Work with physical verification team in integrating these blocks seamlessly into full chip partitions. Have a good understanding of global integration and full chip physical verification.

  • Provide technical direction, coaching, and mentoring to employees on your team and others when necessary to achieve successful project outcomes.

  • Writing scripts in TCL and Perl to achieve productivity enhancements through automation.

    Requirements:
    - BSEE or MS with 7-10 years of experience running an industry standard EDA tool for global timing is required (PrimeTime preferred).
  • Experience in tape-outs of high performance SOC is highly desired.

  • Understanding of several timing-related concepts is required: setup, hold, clocking, timing corners, timing constraints, noise, and process variation.

  • Physical design knowledge, from netlist handoff to GDS tape out including floor planning, place and route, clock tree synthesis, timing closure and physical verification.

  • Knowledge of scripting languages such as Perl/TCL is required.

  • Diligent, detail-oriented, and handle assignments with minimal supervision.

  • Must possess good communication skills, self-driven individual and a good team player.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Staff Physical Design Engineer

Marvell

Posted 4 days ago

VIEW JOBS 3/22/2019 12:00:00 AM 2019-06-20T00:00 Responsibilities: - As a Assembly/Integration Engineer (FullChip), you will be part of our Global Assembly team and responsible for running/supporting/maintaining the Global Assembly Flow using industry standard EDA tools for designing the next generation Multi-Ghz high-performance processor SOC chips in leading-edge CMOS process technology. - Experience in running FullChip EM/IR analysis is desired. - Experience with FullChip/Partition assembly and Verfication (LVS/DRC) is required. - HandsOn experience with Bump planning and routing is required. - Work with design teams across various disciplines such as Digital/RTL/Analog in helping them take their blocks (custom, PnR) through the global Assembly flow and making sure all the blocks meet physical requirements. - Implement/Support blocks with multi-voltage designs through all aspects of RTL to GDS Implementation (Place and Route, static timing, physical verification) using industry standard EDA tools. - Work with architects, logic designers and ASIC vendors to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs for physical design closure. - Hands on experience and a solid understanding in all of the following physical design flows and methodologies: Synthesis/PnR, power/EM/IR analysis, power intent (UPF/CPF). - BSEE or MS with 10-15 years of experience running an industry standard EDA tool for fullchip assembly and Physical Verification (LVS/DRC) is required. - Experience in tape-outs of high performance SOC is required. - Understanding of several timing-related concepts is extremely desirable: setup, hold, clocking, timing corners, timing constraints, noise, and process variation. - Physical design knowledge, from netlist handoff to GDS tape out including floor planning, place and route, clock tree synthesis, timing closure and physical verification. - Work with logic verification, and software teams to understand and implement the design requirements for clocking and power management. - Knowledge of scripting languages such as Perl/TCL is required. - Diligent, detail-oriented, and should be able handle delegation of assignments efficiently. - Must possess effective communication skills, self-driven individual and a good team player. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Staff Physical Design Engineer (Global Timing)

Marvell