SR. Staff Engineer, Signal AND Power Integrity

Position Summary: We are seeking a Senior Staff Engineer, Signal and Power Integrity with a strong technical background and experience in signal and power integrity related to semiconductor IC package design.

The opportunity involves working directly with our customers, package design engineers, simulation engineers, business units, R&D, and assembly. Essential Duties and Responsibilities: Work with IC package design engineers to provide design solutions for high-speed and low speed signals, clocks, power delivery signals, and power and ground planes Provide routing guidelines for high-speed, low-speed, power signals, power and ground planes from bumps to balls Thorough understanding of the SI and PI associated with bump signals/ground patterns and ability to optimize the balls signal/ground placement to improve the performance Provide package layer counts, stack ups, materials, impedance control, test impedance targets, and optimizing net assignments for signals Perform SIPI simulation/optimization to make sure critical signals meet their required specifications Signal integrity analysis of frequency and time domain simulations for high-speed signals and low speed signals following specifications Optimize single ended or differential Insertion loss, return loss, X-talk, and power sum X-talk for differential signaling groups and protocols IR_DROP simulation for the power rails from bumps to balls AC frequency sweep simulation to optimize the high RLC traces to the lower by achieving low resistance and inductance traces Power plane resonance to measure the resonances of the package plans PDN frequency domain and transient time domain analyses Capable of determining component location, count, and specifications required to meet performance requirements Work as a team with other signal/power integrity engineers and design engineers to develop electrical design guidelines to optimize package designs Salary: 140k - 180k plus 15% annual bonus We are a company committed to creating diverse and inclusive environments where people can bring their full, authentic selves to work every day.

We are an equal opportunity/affirmative action employer that believes everyone matters. Qualified candidates will receive consideration for employment regardless of their race, color, ethnicity, religion, sex (including pregnancy), sexual orientation, gender identity and expression, marital status, national origin, ancestry, genetic factors, age, disability, protected veteran status, military or uniformed service member status, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or recruiting process, please send a request to HRinsightglobal. com.

To learn more about how we collect, keep, and process your private information, please review Insight Global's Workforce Privacy Policy: https://insightglobal.com/workforce-privacy-policy/ . Required Qualifications: Bachelor's Degree in Electrical Engineering with at least 10 years of relevant SIPI experience Strong background in the application of Electromagnetics and High-Speed Transmission Line principles related to signal and power integrity Proficiency in time and frequency domain modeling and use of 2D and 3D simulation tools such as Ansys HFSS, SIwave, Cadence/Sigrity, ADS Experience with IC package layout tools such as Cadence APD, SiP Experience/Knowledge of next generation advanced high speed package design/simulation to meet electrical performance Experience of high-speed bus design compliance such as DDR5, PCIe5, 56 GBPS and 112 GBPS PAM4 Demonstrated and effective verbal/written communication skills Excellent analytical and problem-solving skills Ability to perform as an individual contributor and team player Strong interpersonal skills and customer service experience to work professionally with our customers, global design & simulation teams and EDA tool vendors