Sr. Director, Digital IC Design

Marvell Santa Clara , CA 95051

Posted 1 week ago

  • Recruit, hire, onboard, manage and develop the ThunderX4 RTL Design team in Santa Clara, CA

  • Drive and execute all Design team activities for the ThunderX4 program and follow on products. Includes the full spectrum of engineering activities from product definition through tape-out and silicon debug and characterization.

  • Technical and program management of the SoC product to ensure timely delivery at high quality and compelling functionality/performance.

  • Direct and matrix management of design teams in US and India, as well as matrixed management and partnering with key stakeholders in Architecture, IP teams, Central Engineering, etc.

  • Extensive interaction and partnership with marketing team to achieve a compelling product definition that achieves appropriate balance between features and cost/schedule. If required, manage changes to the definition through the course of program execution to incorporate high-value additions while at the same time avoiding changes with largeschedule impacts.

  • Interaction and support for Operations and SW teams as appropriate to achieve their goals.

  • Performance management, employee development and mentoring of design team

  • Successful track record of managing IC Engineering activities for complex CPUs/SoCs, including all aspects of design from product definition through post-silicon characterization.

  • Successful track record of building high performance engineering teams. Expectation for this position is that candidate will draw upon their network of professional contacts to accelerate hiring.

  • Strong leadership skills and a demonstrated track record showing motivation and initiative to take on challenges/issues/roadblocks that impact the organization or products and drive them to resolution.

  • Strong technical program management skills ability to create and maintain a schedule, drive the team to meet it, foresee potential roadblocks and navigate the team to avoid them.

  • Strong written and verbal communication skills. Expectation is that candidate will provide regular communication to executives, execution team and key customers on project status.

  • Strong collaboration skills. Candidateis expected to role model effective teamwork and collaboration within the execution team and also engage efficiently with other stakeholders such as the software team, Ops team, and marketing team.

  • Ability to prioritize and focus in an environment where there are competing demands on resources.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Staff Digital IC Design Engineer


Posted 2 days ago

VIEW JOBS 3/22/2019 12:00:00 AM 2019-06-20T00:00 Job Description Marvell is experiencing solid growth. Our newer business group with Machine Learning focus is hiring aggressively for key programs. This is an opportunity to: * Be a member of a design-team developing Marvell's machine learning chip. In this role, you'll help shape the micro-architecture of the chip working closely with the architecture team. You'll write specifications for the relevant block, develop micro-architecture of the block, and implement the design using RTL coding techniques, Synthesis, place and route, and timing signoff. * Work with the Verification team on pre-silicon verification tasks such as reviewing the verification test plan, coverage analysis, and full-chip simulation plus debug. * Work with the physical design teams in aiding the implementation of the functional blocks. * Work with post silicon group to resolve any lab issues or customer issue Key Requirements * BSEE or equivalent required with up to 7+ years of experience in RTL design of submicron SOC products (eg: Microprocessor based SOC's). MSEE with 5+ years of experience. * Experience in Micro-architecture for the complex Custom/ASIC products focusing in any one/more areas: Embedded Processors, DSP, Graphics, and/or general purpose microprocessors. * RTL design experience, Synthesis, static-timing closure, formal verification, gate-level simulations and block-level function verification. * Hands-on experience for all aspects of chip-development process with proficiency in front-end design tools and methodologies is a plus. * Preferred/Optional: * Experience in designing high speed (>1 GHz)/high-performance embedded processor SOC products is a plus. * Experience in implementation/timing * Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell, etc. is desirable. Design automation experience is a plus as well. * Experience with SystemVerilog, UVM and Formal Verification (Jasper, VC-Formal, Questa-Formal) is a plus * Must have effective interpersonal, teamwork, and communication skills. * Excellent communication skills to interface internally and externally with all levels of the organization and to participate in problem solving and quality improvement activities. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Sr. Director, Digital IC Design