SOC Verification Infrastructure Lead

Intel Corp. Santa Clara , CA 95051

Posted 4 weeks ago

SOC Verification Infrastructure Lead

Job Description

Come join Intel's Xeon Silicon Design Group as SOC Verification Engineer for both simulation and emulation platforms working on exciting products fueling the data center growth. We are seeking an experienced verification engineer to work with a diverse team designing Intel's next generation SOCs. Looking for someone who has passion around improving the way we solve complex problems through the work of the team as wells as their own direct contributions. For this particular job your responsibility will be to develop and integrate SOC Validation infrastructure and models.

Your responsibilities will include but not be limited to:

  • Participate in development of verification/validation environment of complex design components

  • Bring up of Validation Environments and Acceptance regressions for various domains

  • Defines module interfaces/formats for simulation.

  • Develop and build test benches for design under test. Identify, document and execute test plans on various platforms, develop and debug random constrain verification test suite to fully verify the design under test

  • Participate in definition of verification/validation infrastructure, and documentation for IP, SoC System on a Chip and system level development

  • Experience with pre-silicon validation of designs which include processor cores and custom logic working together.

The ideal candidate should exhibit the following behavioral traits:

  • Strong independence and proven ability to set and meet own goals

  • Excellent written and verbal communication skills


Minimum Qualifications

Bachelor's degree in Electrical/Computer Engineering, Computer Science or related field with 9+ years of relevant experience or a Master's degree in Electrical/Computer Engineering, Computer Science or related field with 6+ years of relevant experience.

Your experience will be in the following

  • Validation/ Verification experience with developing and maintaining complex Val SOC environments in OVM, UVM and SystemVerilog

  • Experience with Computer Architecture or pre-Si verification.

  • Experience with Logic Design verification

  • Experience with pre-Silicon simulation tool flows required.

  • Example tools include but not limited to:- Synopsys VCS, Verdi and DVE

  • Knowledge of UVM, OVM, System Verilog, C, Python for developing verification test benches and constrained random validation.

Inside this Business Group

The Silicon Engineering Group is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs that power Intel's leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Other Locations

US, Oregon, Hillsboro

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

USExperienced HireJR0144150Santa Clara

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Design Verification Infrastructure And Methodology Engineer

Encore Semi, Inc.

Posted Yesterday

VIEW JOBS 10/22/2020 3:37:32 PM 2021-01-20T15:37 <strong>Job Title: Design Verification Infrastructure and Methodology Engineer </strong><br /> Locations: Santa Clara, CA or remote/work from home within the USA<br /> Full-time: Salary + Benefits + Bonuses<br /> <br /> <strong>Summary:</strong><br /> As a Design Verification Infrastructure and Methodology Engineer, you will work with the DV, Design and CAD teams to build up robust automation systems for the entire design process.  You will leverage state-of-the-art tools to build a robust and efficient design process that enables us to build complex chip designs.<br /> <br /> <strong>Responsibilities:</strong><br /> • Develop wrappers and automation around EDA tool workflows<br /> • Drive and support source control, code review and continuous integration flows<br /> • Build and support testbench automation, regression, and coverage collection flows<br /> • Develop and maintain design and verification progress dashboards<br /> • Build design-construction automation and code generators<br /> • Interface to DRM grid management facilities for day-to-day use and regressions<br /> • Build emulation resource sharing facilities<br /> • Work w/ emulation team to automate build-and-test workflows<br /> • Own block, full chip, and emulation regressions<br /> <br /> <strong>Minimum Qualifications:</strong><br /> • Scripting in Python, Tcl, or Perl<br /> • Git, Perforce, env module, shell setup/scripting<br /> • Verilog and SystemVerilog and UVM<br /> • Incisive/VCS, vManager, JasperGold, Design Compiler, IXCOM, Verdi, SimVision<br /> • Continuous Integration Tools (Jenkins)<br /> • Extensive debug of complex automation workflows<br /> • Programming skills in C and C++<br /> <br /> <strong>Preferred Qualifications:</strong><br /> • BS or MS degree in Electrical Engineering or equivalent; 5 years of practical experience<br /> • A good understanding of the complete verification life cycle (test plan, testbench through coverage closure)<br /> • Extensive knowledge of verification EDA tools<br /> • Extensive knowledge in multiple testbench structures<br /> • Proficiency in UVM<br /> • Knowledge of assertion-based formal verification<br /> • Knowledge of CPU and SOC microarchitectures<br /> • Knowledge of FPGA and emulation platforms<br /> • Solid understanding of industry standard tools for Sim, Formal, Lint, FPGA and Emulation platforms Encore Semi, Inc. Santa Clara CA

SOC Verification Infrastructure Lead

Intel Corp.