Soc Physical Design Methodology Engineer

Apple Inc. Cupertino , CA 95014

Posted 4 weeks ago

At Apple we believe our products begin with our people. By hiring a diverse team, we drive creative thought. By giving that team everything they need, we drive innovation. By hiring incredible engineers, we drive precision. And through our collaborative process, we build memorable experiences for our customers.

These elements come together to make Apple an amazing environment for motivated people to do the greatest work of their lives. You will become part of a hands-on development team that sets the standard in cultivating excellence, creativity and innovation. Come help us design the next generation of revolutionary Apple products.

We're looking for a forward-thinking and unusually talented engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft and implement methodologies with a high impact on upcoming products that will delight and inspire millions of Apple's customers every single day.

In this role, you'll be directly involved in our physical design methodology efforts, collaborating right alongside our internal multi-functional teams to ensure that our SOC's achieve the optimal Power, Performance, and Area (PPA). We account for every nano watt, every nano meter, and every pico second.

Key Qualifications

  • You have a strong intellectual curiosity

  • With excellent communication skills, you're organized, and a self starter

  • You bring at least 5+ years of Physical Design experience on SOC designs

  • You're deeply knowledged in industry standards and practices in Physical Design; including Physically aware synthesis, Floor-planning, and Place & Route

  • You thoroughly understand all aspects of Physical construction, Integration, Physical Verification

  • You're a power user of industry standard Physical Design & Synthesis tools

  • Proven understanding of scripting languages such as Python/Tcl

  • Extensive knowledge of Extraction and STA methodology and tools

  • We expect experience in working with advanced technology nodes relating but not limited to device/material physics

  • Experience with circuit design and/or machine learning will definitely grasp our attention

  • Experience with flow development for a large number of users on a tight schedule is a plus.


As a Physical Design Methodology engineer you will be an active participant in the team responsible for ensuring our physical design methodology is efficient, lean, and reliable.

You will create and implement methodologies that improve the Power, Performance, and Area (PPA) of our designs and improve the efficiency of our engineers and design flows. Part of it includes methodologies for logic synthesis, floor planning, power/clock distribution, place and route, timing/noise analysis, power/thermal analysis, voltage drop analysis, and design for manufacturing/yield. You will apply the latest advances in data science and machine learning if needed in crafting these methods.

Generating, tracking, and monitoring PPA of designs is an example of the kind of work you will be doing. You will be responsible for generating automation and infrastructure to scale and improve the efficiency and reliability of the PPA regression in discerning aberrations and problems. You will do a deep dive to root cause and address any unexpected result. You will be working with CAD and design teams to drive these improvements and updates in our production design flows in an effective and timely manner.

You will collaborate cross functionally with design, power, post silicon, and CAD teams as well as driving EDA vendors to deliver on our PPA goals.

Education & Experience

Minimum Bachelors Degree in EECS.

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
CPU Lead Physical Design Methodology Engineer

Apple Inc.

Posted 4 weeks ago

VIEW JOBS 5/8/2020 12:00:00 AM 2020-08-06T00:00 Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intellectual people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Join us to help deliver groundbreaking Apple products. In this role, Engineer will be at the center of a processor design effort collaborating with architecture, CAD, timing and logic design teams, with a critical exclusive processor designs. Key Qualifications * You will have 10+ years of Physical Design experience on high performance cpu and/or SOC designs * Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis and Place & Route Experience in developing and implementing Power grid and Clock specifications * Working Knowledge of Computer Architecture and HDL languages like verilog * Collaborate with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools * Proven Understanding of scripting languages such as Perl/Tcl Working knowledge of Extraction and STA methodology tools * Deep understanding of Physical Design Verification methodology to debug LVS/DRC issues at block level Description As a Physical Design engineer you will be involved with all phases of physical design of high performance processor from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: * Generate Block/Chip level static timing constraints * Build block level floorplan including pin placement and power grid Perform block level place and route and close the design to meet timing, area and power constraints * Generate and Implement ECOs to fix timing, noise and EM IR violations * Run Physical design verification flow at block level and fix LVS/DRC violations * Participate in establishing CAD and physical design methodologies for correct by construction designs Education & Experience BS/MS/PHD CE, EE, OR CS Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. Apple Inc. Cupertino CA

Soc Physical Design Methodology Engineer

Apple Inc.