Summary of Role:
Will work on advance technology nodes in FinFET and FDSOI on Foundation IP development including design of standard cells. Responsible for layout development, design automation and verification such as LVS/DRC/EMIR/DFM. Responsible for Test chip design, development and coordination with PDK, Design manual and FAB team. Candidate will also be responsible for creating all physical design views of IP's and maintain release process. Ability to adopt to changing needs to technology, code design rules and work with DM and PDK teams. The candidate will also be work for place & route and memory blocks automation and SI bring up of the test chips developed.
Must have worked on design in advance nodes including finfet technologies, and fdsoi
Experience in standard cell library development including simulation, schematic entry and layout and also library release process.
Experience in test chip design and test chip validation
Proficient in scripting (perl, Python, cadence/skill, shell, tcl, pcell creation)
Proficient in layout design.
Familiarity in layout automation including matching, latch up, noise and antenna design
Proficient in design level CAD support and skilled in usage of all Industry standard tools from Cadence, Mentor and Synopses
Perform all activities in a safe ad responsible manner and support all Environmental, Health, Safety & Security requirements and programs
Bachelor Degree Electrical Engineering, Computer Science or Related Discipline
8 -10 Years of Relevant Experience
Language Fluency English (Written & Verbal)
Master's Degree and or PhD Electrical Engineering, Computer Science or Related Discipline
7 Years of Relevant Experience
Excellent Communication Skills
If you need a reasonable accommodation for any part of the employment process, please contact us by email at firstname.lastname@example.org and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.
An offer of employment with GLOBALFOUNDRIES is conditioned upon the successful completion of a background check and drug screen, as applicable and subject to applicable laws and regulations.
GLOBALFOUNDRIES is an Equal Opportunity/Affirmative Action employer. All qualified applicants will receive consideration for employment without regard to ethnicity, race, color, religion, gender, sexual orientation, gender identity, national origin, disability, or protected Veteran status.