Senior Verification Leader

Apple Inc. Cupertino , CA 95014

Posted 3 weeks ago

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and especially talented DV Designer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every day.

As a Senior Verification Leader, the individual will manage a verification team collaborating with the engineering design team and developing the verification environment for new silicon developments. This is a technical, hands-on management role.

Key Qualifications

  • Lead the verification team, including taking responsibility for hiring, resource planning, scheduling, communication with upper management and overall verification team execution.

  • Take responsibility for performance management of individual team members including goals management, performance evaluations, promotions and disciplinary actions as required.

  • Take responsibility for all aspects of verification methodology employed by the team and ensure the application of uniform standards and adoption of best practices.

  • Work with other DV teams within Apple to identify holes in the design verification flow and implement corrective action.

  • Work closely with the design team to review specifications, understand chip architecture, develop tests & coverage plans, define methodology & test benches.

  • Design Verification

  • Implement test-benches, run regressions at RTL and gate level, generate and report DV metrics with respect to bug tracking and code coverage, debug failures and provide feedback to the design team.
  • CDC Verification
  • Run CDC verification at module and top-level, identify failures, and work with design team to determine whether waivers or design changes are required.


Typically requires at least 10+ years of industry experience. Prior verification team management experience is required. Prior experience verifying silicon ICs shipping in high volume is required. Advanced knowledge of ASIC design and verification flow including RTL design, simulation, synthesis, testbench development, regression, equivalence checking, timing analysis, scan insertion and test pattern generation Experience with low-level programming of systems in C/C++/assembly. Experienced with UVM. Specman is a plus. Knowledge of industry standard interfaces, deep understanding of Verilog, Verilog simulator and debug. Experienced in writing scripts in languages such as Perl, Python, and Tcl. Understanding of constrained random verification process, functional coverage, and code coverage. Experience with formal verification tools is a plus. Should be a great teammate with excellent interpersonal skills and the desire to take on diverse challenges.

Education & Experience

MS Degree or equivalent

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Design Verification Engineer

Amazon.Com, Inc.

Posted 1 week ago

VIEW JOBS 5/23/2020 12:00:00 AM 2020-08-21T00:00 Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Hardware Design Engineers to build the next generation of our cloud server infrastructure. Our success depends on our world-class server infrastructure; we're handling massive scale and rapid integration of emergent technologies. As a member of the Cloud-Scale Machine Learning Acceleration team you'll be responsible for the design and optimization of hardware in our data centers including technologies such as AWS Inferentia which is a machine learning inference product designed to deliver high performance at low cost. Responsibilities: * Verify and validate that our hardware and software solutions will achieve the functionality needed to enable our customers * Develop a deep understanding of the end customer requirements, including software applications, use models, system architecture and the SoC architecture/micro-architecture of our solutions * Develop multi-faceted verification/validation strategies and plans that include advanced design verification, FPGA, emulation, software and full system testing * Efficiently execute test plans on multiple platforms, measure progress and metrics, and work with cross-functional teams to achieve these results * BS degree or higher in EE or CE * 4+ years or more of practical semiconductor design verification experience using System Verilog and UVM * Experience developing and executing test plans for IP level and/or SOC level verification * Ownership of testbench development, including stimulus, checkers, assertions and coverage. * Experience identifying bugs in architecture, algorithms, functionality and performance with strong overall debug skills * Experience using multiple verification platforms: FPGA, emulator, software environments and/or post-silicon * Proficient with C/C++ * Proficient with scripting languages (Python or Perl) for automation * Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing * Experience with formal verification * Experience with embedded software * Meets/exceeds Amazon's leadership principles requirements for this role. * Meets/exceeds Amazon's functional/technical depth and complexity for this role. Amazon is an Equal Opportunity Employer - Minority / Women / Disability / Veteran / Gender Identity / Sexual Orientation / Age Amazon.Com, Inc. Cupertino CA

Senior Verification Leader

Apple Inc.