Senior Verification Engineer

Two95 International Inc. Sunnyvale , CA 94088

Posted 1 week ago

Hi,

Title: Lead / Senior Verification engineer

Location: San Jose, CA / Santa Clara, CA

Duration: 6+ Months

Rate: $Open

Skills:
UVM and
System Verilog

Requirement:
.

  • 5+ or more years of proven
  • experience on ASIC / SoC / IP Verification.
  • Strong experience in SystemVerilog and UVM verification methodologies
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

    Note: If interested please send your updated resume and include your rate requirement along with your contact details with a suitable time when we can reach you. If you know of anyone in your sphere of contacts, who would be a perfect match for this job then, we would appreciate if you can forward this posting to them with a copy to us.

    We look forward to hearing from you at the earliest!

    Ajith Kumar |Sourcing Expert

    TWO95 International Inc,

    ( (+1) 856 528 3312 Ext 1244Ajith.kumar@two95intl.com

    https://www.linkedin.com/in/ajith-kumar-5b3229160/

    www.two95intl.com

    1101, N Kings Hwy, Suite #200 Cherry Hill ,NJ 08034.

    See if you are a match!

    See how well your resume matches up to this job - upload your resume now.

    Find your dream job anywhere
    with the LiveCareer app.
    Download the
    LiveCareer app and find
    your dream job anywhere
    lc_ad

    Boost your job search productivity with our
    free Chrome Extension!

    lc_apply_tool GET EXTENSION

    Similar Jobs

    Want to see jobs matched to your resume? Upload One Now! Remove
    Senior Asic Verification Engineer

    Infinera

    Posted 1 week ago

    VIEW JOBS 11/10/2018 12:00:00 AM 2019-02-08T00:00 Responsibilities: * Contribute to verification infrastructure development for complex ASICs. * Develop test plans based on functional requirements, as well as applicable standards requirements. * Develop System Verilog/UVM based traffic generators, and/or checkers, to verify DSP algorithms and/or networking protocols. * Responsible for the definition, development, and execution of self-checking tests. * Contribute to the post-silicon validation of ASICs in the lab, writing tests and scripts. Requirements: * Masters degree desired, Bachelor's degree in CS/EE is required. * 2+ years of relevant experience in ASIC verification field. * Should have worked on developing/implementing test plans at the chip-level for complex ASICs. * Fluent in System Verilog and scripting languages such as Python or Perl. * Must have intimate knowledge of UVM methodology. * Knowledgeable about assertions and functional coverage. * Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies. * Very good communication skills and ability and desire to work in a geographically diverse team environment. * Will be responsible for definition, development and execution of self-checking tests for complex digital ASICs. Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, religion, color, national origin, sex, age, status as a protected veteran, or status as a qualified individual with disability. EEO Employer/Vet/Disabled. Infinera Sunnyvale CA

    Senior Verification Engineer

    Two95 International Inc.