Senior Staff Software Engineer - Devops

Mapr Santa Clara , CA 95051

Posted 1 week ago

Description:

MapR is looking for seasoned and passionate DevOps engineer (build & release function) who loves to design and build tools chain and platform for supporting a large scale and complex build and release model with total simplicity and transparency in mind. You will help to define methods and strategies on how to maximize engineering productivity and efficiency with comprehensive security and compliance model in place. You will also have a lot of opportunities to collaborate with many cross-function teams on both new project enablement, training and support perspective.

Responsibilities:

  • Drive all phases of build and release functions for all MapR products (Core, OpenSource Hadoop Ecosystem, Patch releases, and prereleases) of entire release lifecycle

  • Support MapR's next-generation platform to run on Kubernetes in the cloud and on-premise as well as SaaS solution

  • Engage with the development team on enabling new project in our build system and infrastructure

  • Design and implement MapR's next generation development productivity tools as part of continuous integration and continuous delivery pipeline ecosystem to support all release and deployment operations

  • Provide training and assistance to all engineering and support teams to resolve build, package installation issue

  • Monitor and own all release engineering production systems such as Jenkins, SCM systems, bug tracking system and package/artifact repositories

Key Qualifications

TOOLS:

  • Java-world build frameworks such as Maven and Gradle

  • Jenkins (with Jenkins plugins development experience is a big plus)

  • Maven artifacts repository tooling such as Nexus or Artifactory

  • Expert in Git and Github Enterprise (in both administrator and user perspective)

  • Code review tool such as Gerrit or ReviewBoard in the context of continuous integration workflow

  • Kubernetes and Docker container related technologies and tooling

  • Desktop and server virtualization tooling such as VirtualBox, VMWare ESXi, and XenServer

  • Software packaging solution such as RPM (RedHat) and DEB (Ubuntu/Debian) is a big plus

DEVELOPMENT EXPERIENCE:

  • Experience in C/C++, Java development or experience in building and troubleshooting C++ based build project

  • Experience with RESTful web services in term of web-based tools development and tools integration

  • Shell or Bash scripting a must

  • Python or Javascript scripting

OS:

  • Linux: Must be proficient at SysAdmin level

  • Windows and Mac Cloud platform

  • Python or Javascript scripting

CLOUD PLATFORM:

  • Experience with AWS, GCP and/or Microsoft Azure in deployment perspective at the API level

Other Qualifications:

  • Ability to communicate clearly and concisely in both verbal and written format

  • Experience in working collaboratively and independently for globally distributed team

  • Project management hands-on experience is a big plus

  • A flexible mindset to handle fast-moving startup environment and culture

  • Learn and apply industry best practices for build management.

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Staff Physical Design Engineer
New!

Marvell

Posted Today

VIEW JOBS 3/22/2019 12:00:00 AM 2019-06-20T00:00 Responsibilities: - As a Assembly/Integration Engineer (FullChip), you will be part of our Global Assembly team and responsible for running/supporting/maintaining the Global Assembly Flow using industry standard EDA tools for designing the next generation Multi-Ghz high-performance processor SOC chips in leading-edge CMOS process technology. - Experience in running FullChip EM/IR analysis is desired. - Experience with FullChip/Partition assembly and Verfication (LVS/DRC) is required. - HandsOn experience with Bump planning and routing is required. - Work with design teams across various disciplines such as Digital/RTL/Analog in helping them take their blocks (custom, PnR) through the global Assembly flow and making sure all the blocks meet physical requirements. - Implement/Support blocks with multi-voltage designs through all aspects of RTL to GDS Implementation (Place and Route, static timing, physical verification) using industry standard EDA tools. - Work with architects, logic designers and ASIC vendors to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs for physical design closure. - Hands on experience and a solid understanding in all of the following physical design flows and methodologies: Synthesis/PnR, power/EM/IR analysis, power intent (UPF/CPF). - BSEE or MS with 10-15 years of experience running an industry standard EDA tool for fullchip assembly and Physical Verification (LVS/DRC) is required. - Experience in tape-outs of high performance SOC is required. - Understanding of several timing-related concepts is extremely desirable: setup, hold, clocking, timing corners, timing constraints, noise, and process variation. - Physical design knowledge, from netlist handoff to GDS tape out including floor planning, place and route, clock tree synthesis, timing closure and physical verification. - Work with logic verification, and software teams to understand and implement the design requirements for clocking and power management. - Knowledge of scripting languages such as Perl/TCL is required. - Diligent, detail-oriented, and should be able handle delegation of assignments efficiently. - Must possess effective communication skills, self-driven individual and a good team player. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Senior Staff Software Engineer - Devops

Mapr