Senior Principal Asic Architecture Lead

Raytheon El Segundo , CA 90245

Posted 2 months ago

What does it take to make the world a safer place? It takes delivering innovative technology and collaborating with some of the finest talent in the engineering field. Whether you're a software engineer or a mechanical engineer, at Raytheon you'll grow a varied and rewarding career. And you'll be supported with a comprehensive and competitive benefits package that promotes work/life. If you're ready to take on today's big challenges, discover a world of opportunity at Raytheon.

  • America's Best Large Employers by Forbes

  • Career & Development Opportunities

  • Full-time

  • Entry, Mid, Senior level

Back to Job Navigation (Overview)

Responsibilities

ASIC Architect for next generation SoC and Mixed Signal ASIC solutions in support of future GPS, RF sensor systems, EO/IR sensor systems, processing systems and other emerging business areas for our nation's next generation security and defense platforms.

This person will have a technology leadership position that will span multiple roles:

  • Develop architectures for SoCs and mixed-signal ASICs that meet project objectives

  • Working with interdisciplinary teams to develop a system architecture and allocating functionality to system components such as SoCs, mixed-signal ASICs, RF ICs and FPGAs

  • Architecting and modeling Digital Signal Processing algorithms and systems targeting primarily ASIC and FPGA implementation

  • Implement algorithms in Matlab or other higher level languages

  • Perform trade studies to optimize aspects of system performance such as processing, memory, dynamic range, power, etc.

Responsibilities will include:

  • Creating requirements suitable for detailed ASIC design

  • Defining and driving the overall SoC, Mixed-Signal ASIC, IP and system architecture requirements including interfaces and peripherals

  • Providing direction to the ASIC design and verification teams to develop, review, and approve pre-silicon verification and post-silicon validation test plans

  • Working with the Physical Design, Packaging, and Board design teams to evaluate floor plan and packaging/IO implementation options and associated tradeoffs

  • Working with Systems, Software, and Security architects to define the overall architecture to meet the product requirements

Required Skills:

  • At least 10+ years of ASIC architecture experience

  • Ability to architect high complexity SoC ASICs (>100M effective gates)

  • Excellent communication (oral and written) skills

  • Expertise with Matlab and/or other higher level languages such as System C

  • Ability to present to and interface with customers (internal and external).

  • Ability to handle a dynamic environment and to coordinate team actions

  • U.S. Citizenship status is required as this position needs an active U.S. Security Clearance as of day one of employment.

  • U.S. Citizenship and ability to access US only data systems.

Desired Skills:

  • GPS specific architecture expertise

  • Managing large Digital ASIC Design efforts

Required Education:

Bachelor's Degree in Electrical Engineering or closely related discipline is required. Masters' Degree or PhD in Electrical Engineering or closely related discipline is preferred

This position requires a U.S. person or the ability to obtain an Export Authorization from the appropriate government agency for non-U.S. persons.
130447BR 130447

Business Unit Profile

Raytheon Space and Airborne Systems (SAS) builds radars and other sensors for aircraft, spacecraft and ships. The business also provides communications and electronic warfare solutions and performs research in areas ranging from linguistics to quantum computing. SAS is headquartered in McKinney, Texas USA. As a global business, our leaders must have the ability to understand, embrace and operate in a multicultural world -- in the marketplace and the workplace. We strive to hire people who reflect our communities and embrace diversity and inclusion to advance our culture, develop our employees, and grow our business.

Raytheon is headquartered in Waltham, Massachusetts. Follow us on Twitter.

Relocation Eligible

Yes

Clearance Type

Secret - Current

Expertise

Electrical Engineering

Type Of Job

Full Time

Work Location

CA - El Segundo

Raytheon is an Equal Opportunity/Affirmative Action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, sex, sexual orientation, gender identity, national origin, disability, or protected Veteran status.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Principal Electrical Engineer Asic Design

Raytheon

Posted 3 weeks ago

VIEW JOBS 3/28/2019 12:00:00 AM 2019-06-26T00:00 What does it take to make the world a safer place? It takes delivering innovative technology and collaborating with some of the finest talent in the engineering field. Whether you're a software engineer or a mechanical engineer, at Raytheon you'll grow a varied and rewarding career. And you'll be supported with a comprehensive and competitive benefits package that promotes work/life. If you're ready to take on today's big challenges, discover a world of opportunity at Raytheon. * America's Best Large Employers by Forbes * Career & Development Opportunities * Full-time * Entry, Mid, Senior level Back to Job Navigation (Overview) Responsibilities Raytheon Space and Airborne Systems is seeking a Senior Principal Electrical Engineer to lead and support Digital ASIC physical design for next generation Mixed Signal ASIC solutions in support of future RF sensor systems, EO/IR sensor systems, processing systems and other emerging business areas for our nation's next generation security and defense platforms. In this position, you will have a technology leadership position that will span multiple roles: Ownership of physical process flow for mixed-signal ASICs that meet project objectives Ownership of physical process flow for low power physical design for Global Foundry advance technology nodes Key contributor to architecture development of multi-million gate ASICs. Responsibilities will include: * Creating requirements suitable for detailed ASIC physical design * Leadership of and hands-on implementation of ASIC physical design * Working with analog physical design teams for IP insertion. * Working with design teams on timing closure * Mentor junior engineer on physical design * * Required Skills: * Minimum 10+ years of ASIC physical design experience. * Experience in all aspect physical design: Floor planning, Place and Route, Clock Tree Synthesis, and Timing closure, Low power and advanced node DFM methodologies, Power Analysis and Signoff. * Experience with Synthesis and timing closure expertize with the latest Cadence tools * Multiple successful tape outs in Global Foundry's technology nodes including 14nm (14LP) or 22nm (22FDX) process nodes or equivalent. * Deep understanding of the ASIC design process, and fully understand the implication of design choices thru the entire design process. * Demonstrated knowledge of Low Power design flow, and have successfully taped out chips using Cadence low power methodology. * Experience setting up Global Foundry's technology PDKs, and rule decks * Extensive scripting experience including automating timing closure tasks. * Experience in leading physical design team, and a good working relationship with EDA Vendors. * U.S. Citizenship status is required as this position will require the ability to access US only data systems * U.S. Citizenship status is required as this position will need a U.S. Security Clearance within 1 year of start date. * Ability to obtain a DoD Secret security clearance within first year of start date. Desired Skills: * Synthesis using Cadence Genus or equivalent tool, and familiar with physical aware synthesis * DFT/DFM using Cadence Modus or equivalent tools * Required Education: Bachelor's Degree in Electrical Engineering or closely related discipline is required. Masters' Degree or PhD in Electrical Engineering or closely related discipline is preferred 134673BR 134673 Business Unit Profile Raytheon Space and Airborne Systems (SAS) builds radars and other sensors for aircraft, spacecraft and ships. The business also provides communications and electronic warfare solutions and performs research in areas ranging from linguistics to quantum computing. SAS is headquartered in McKinney, Texas USA. As a global business, our leaders must have the ability to understand, embrace and operate in a multicultural world -- in the marketplace and the workplace. We strive to hire people who reflect our communities and embrace diversity and inclusion to advance our culture, develop our employees, and grow our business. Raytheon is headquartered in Waltham, Massachusetts. Follow us on Twitter. Relocation Eligible Yes Clearance Type None / Not Required Expertise Electrical Engineering Type Of Job Full Time Work Location CA - El Segundo Raytheon is an Equal Opportunity/Affirmative Action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, sex, sexual orientation, gender identity, national origin, disability, or protected Veteran status. Raytheon El Segundo CA

Senior Principal Asic Architecture Lead

Raytheon