Sorry, this job is no longer accepting applications. See below for more jobs that match what you’re looking for!

Senior Middleware Developer

Expired Job

Technogen Inc Camden , NJ 08101

Posted 3 months ago

I am Ron from TechnoGen. Would appreciate if you share your interest for the following position with resume. You can reach to me at / .

Senior Middleware Developer
Camden, NJ
12+ Months Contract
Interview: In-person
Exp. : 10+ years

Client is looking for Senior Software Middleware Developer with a thorough architectural understanding and an expert at being able to trouble shoot and resolve issues in working closely with Cloud providers and infrastructure team. A self-starter and ability to drive tasks to completion.

Senior Middleware developer:
Experienced in Development, Integration and Implementation of software applications using Oracle SOA Suite: OSB/ BPEL/ORM/BAM
Looking for 12C SOA Suite experience with design and development of web services SOAP/REST services
SOA Suite experience in a cloud environment is a plus
Good Command with Oracle SQL
Involved in all phases of application development with requirement analysis, Design, Development, Implementation, Deployment and Testing
Ability to work independently, works well within a team, possess good communication skills


See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Download the
LiveCareer app and find
your dream job anywhere
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Asic/Fpga Design Engineer

Geneva Aerospace

Posted 2 days ago

VIEW JOBS 11/14/2018 12:00:00 AM 2019-02-12T00:00 L3 Technologies, Inc., Communication Systems East (L3 CS-East) is a recognized global leader in the design, development and production of secure communication systems and products supporting mission-critical space, ground, air and naval operations. L3 CS-East is where employees have the opportunity to make a significant impact on our business and the world around us while thriving in an environment that continually fosters growth and career development. We are committed to providing best-in-class solutions to our customers with the highest level of integrity, excellence and uncompromised quality in everything we do. Position: Reporting to the Manager, Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key ASIC/FPGA design team, responsible for the delivery of FPGA/ASICs for high speed crypto applications. S/he will architect, implement high speed crypto architectures, on ASICs / Xilinx Zynq/MPSOC class FPGAs. Will be responsible for deriving engineering specifications from system requirements, detailed architecture, design (RTL AND/OR HLS (C to RTL)) and RTL quality (CDC, Formal, Lint), Test plans, module level verification, synthesis/STA, Lab debug, SW driven validation on Linux based SOC evaluation boards, Silicon/FPGA bring up, characterization and production ramp/support/collateral. L3 has state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family: Questa, VIPs, UVM framework: Clock Domain Crossing (CDC), Catapult (HLS). This is a key, high impact role in the organization to ensure robust quality and delivery of Communication products for National Security. * BSEE, MSEE Preferred. * 5 year's equivalent experience developing, implementing, and verification of high performance communications/networking ASIC/FPGA products. * Experience with Architecting, Implementing high speed digital cores to interface to ARM SOC with bare metal/Linux OS based debug with SDKs, BSP's and profilers; preferably on Xilinx Zynq / MPSOC class FPGAs.. * Experience mapping algorithms and standards (PCIe, NVMe, SATA, USB, Ethernet, TCP/IP, AXI3/4) to hardware and architecture/system design tradeoffs. * Proficient with CDC, Formal EDA. Preference for Mentor EDA. * Proficient in VHDL, C (OOP), Perl/Tcl, SystemVerilog Assertions. * Proficient with Synthesis/PAR: SDC, Synopsys DC/Synplify, Vivado, Quartus * Strong logic/board debug, and analytical skills. * Excellent written, verbal, and presentation skills. * A big plus if the candidate possesses "any" of the following: * Proficiency with Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS, and a Linux power user. * Proficiency in High level synthesis (Xilinx Vivado HLS AND/OR Mentor Calypto) with C /OpenCL. * US Citizenship, and ability to obtain/maintain clearance required. This position may be filled at a higher grade based on the successful applicant's skills, education and experience. L3 is proud to be an Affirmative Action/Equal Opportunity Employer. L3 provides equal employment opportunity for all persons, in all facets of employment. We encourage minorities, females, protected veterans and disabled individuals to apply. L3 maintains a drug-free workplace and performs pre-employment substance-abuse testing and background checks. E-Verify participant. Equal Opportunity Employer - Minorities/Females/Veterans/Individuals with disabilities/Sexual Orientation/Gender Identity Geneva Aerospace Camden NJ

Senior Middleware Developer

Expired Job

Technogen Inc