Senior Level Digital IC Design Engineer

Marvell Santa Clara , CA 95051

Posted 2 weeks ago

Responsibilities: - Responsible for design, verification, implementation (ASIC) for high-performance, physical layer, high speed wired data communication networks including relevant signal processing algorithms.

  • Develop ASIC specification, architecture, and micro-architecture for major functional blocks in complex SOC solutions, for implementation signal processing and communications algorithms.

  • Development/simulation of RTL hardware implementations in VerilogHDL.

  • Synthesis, gate level simulation, timing analysis, design for test, Lab testing and debug for complex digital ASICs. #LI-KB1 #GLDR Requirements

  • 4+ years plus experience in developing, implementing, and testing high performance communications and DSP ASIC products.

  • Extensive RTL experience including design, verification, synthesis and timing closure.

  • Strong UNIX-based EDA tool skills and in-depth knowledge of ASIC design flows.

  • Familiar with reusable HDL coding styles and design for high volume manufacture.

  • Familiar with signal processing circuit structure and architecture and high performance datapath arithmetic circuit design and optimization.

  • Familiar with C-shell, Perl script.

  • Experience in MATLAB and C/C++ based system simulation and evaluation a plus.

  • Familiarity with DSP and PHY layer communication protocols of 802.3 is a plus. Education: BSEE required; MSEE/PhD preferred.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Staff Digital IC Design Engineer


Posted 5 days ago

VIEW JOBS 3/22/2019 12:00:00 AM 2019-06-20T00:00 Job Description Marvell is experiencing solid growth. Our newer business group with Machine Learning focus is hiring aggressively for key programs. This is an opportunity to: * Be a member of a design-team developing Marvell's machine learning chip. In this role, you'll help shape the micro-architecture of the chip working closely with the architecture team. You'll write specifications for the relevant block, develop micro-architecture of the block, and implement the design using RTL coding techniques, Synthesis, place and route, and timing signoff. * Work with the Verification team on pre-silicon verification tasks such as reviewing the verification test plan, coverage analysis, and full-chip simulation plus debug. * Work with the physical design teams in aiding the implementation of the functional blocks. * Work with post silicon group to resolve any lab issues or customer issue Key Requirements * BSEE or equivalent required with up to 7+ years of experience in RTL design of submicron SOC products (eg: Microprocessor based SOC's). MSEE with 5+ years of experience. * Experience in Micro-architecture for the complex Custom/ASIC products focusing in any one/more areas: Embedded Processors, DSP, Graphics, and/or general purpose microprocessors. * RTL design experience, Synthesis, static-timing closure, formal verification, gate-level simulations and block-level function verification. * Hands-on experience for all aspects of chip-development process with proficiency in front-end design tools and methodologies is a plus. * Preferred/Optional: * Experience in designing high speed (>1 GHz)/high-performance embedded processor SOC products is a plus. * Experience in implementation/timing * Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell, etc. is desirable. Design automation experience is a plus as well. * Experience with SystemVerilog, UVM and Formal Verification (Jasper, VC-Formal, Questa-Formal) is a plus * Must have effective interpersonal, teamwork, and communication skills. * Excellent communication skills to interface internally and externally with all levels of the organization and to participate in problem solving and quality improvement activities. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Senior Level Digital IC Design Engineer