Senior Digital IC Design Engineer

Marvell Santa Clara , CA 95051

Posted 1 week ago

Marvell first revolutionized the digital storage industry by moving information at speeds never thought possible! Today, that same breakthrough innovation remains at the heart of the company's storage, network infrastructure, and wireless connectivity solutions.

With leading intellectual property and deep system-level knowledge, Marvell's semiconductor solutions continue to transform the Enterprise, Data Center, SMB, Cloud, Automotive, Industrial, and Consumer markets. You will be solving new technical challenges alongside leading industry professionals in an open, creative environment with plenty of opportunities for personal / professional growth. Join our ambitious team within a multi-nation, multi-cultural company.

Marvell develops leading-edge products within a unique high-tech environment that motivates & encourages continued learning and growth! What You Will Be Doing The Data Storage SOC is an exciting, rewarding and dynamic area, providing many opportunities for professional growth! As part of Marvell's Data Storage division, we develop and implement the leading edge SoC solutions.

You work closely with your peers, Test Engineers, Field Application Engineers and Product Engineers to find the optimal and most cost efficient solution for our customers. Your Key Responsibilities Will Include Perform RTL coding. Perform functional verification of design on block and system level.

Perform synthesis and timing closure. Design and integrate IPs for SoC solutions using state-of-the-art IC design methodologies and design flows. Provide design documentation, description and information to application engineers, field application engineers, test engineers, production engineers and customers.

Education & Experience Necessary for Success You must be familiar with Digital IC design methodologies, understand all stages of ASIC design flows, and experienced with state-of-the-art design tools. You will be strong in logic design and verification, and have solid knowledge of related VLSI architectures. BS in EE/CE Required; MSEE preferred & 3+ years of Digital ASIC Design experience Strong Knowledge of HDL and experience in behavioral and RTL coding, Verilog preferred.

Strong Knowledge of logic synthesis and timing analysis. Knowledge of Data Storage product is a plus. Knowledge with writing C or Assembly code to verify the design. Knowledge of ARM standard bus interfaces like AXI, AHB, APB #LI-LH1 #GLDR

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.



icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Level Digital IC Design Engineer

Marvell

Posted 1 week ago

VIEW JOBS 3/11/2019 12:00:00 AM 2019-06-09T00:00 Responsibilities: - Responsible for design, verification, implementation (ASIC) for high-performance, physical layer, high speed wired data communication networks including relevant signal processing algorithms. - Develop ASIC specification, architecture, and micro-architecture for major functional blocks in complex SOC solutions, for implementation signal processing and communications algorithms. - Development/simulation of RTL hardware implementations in VerilogHDL. - Synthesis, gate level simulation, timing analysis, design for test, Lab testing and debug for complex digital ASICs. #LI-KB1 #GLDR Requirements - 4+ years plus experience in developing, implementing, and testing high performance communications and DSP ASIC products. - Extensive RTL experience including design, verification, synthesis and timing closure. - Strong UNIX-based EDA tool skills and in-depth knowledge of ASIC design flows. - Familiar with reusable HDL coding styles and design for high volume manufacture. - Familiar with signal processing circuit structure and architecture and high performance datapath arithmetic circuit design and optimization. - Familiar with C-shell, Perl script. - Experience in MATLAB and C/C++ based system simulation and evaluation a plus. - Familiarity with DSP and PHY layer communication protocols of 802.3 is a plus. Education: BSEE required; MSEE/PhD preferred. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Senior Digital IC Design Engineer

Marvell