Product Development Process Systems Engineer (Verification & Validation)

Hoffmann-La Roche Ltd Santa Clara , CA 95051

Posted 4 weeks ago


Serve as a subject-matter expert on product development related design control SOPs (Standard Operating Procedures, work instructions, work templates and training).

Support verification and validation protocol execution, perform data review, and assist in deviation resolution process by using knowledge of deviation management and Quality Implication and Corrective and Preventive Actions (CAPA) to ensure continuous improvement during development, manufacturing, and product release.

Generate, review, and approve verification and validation protocols for Medical device applications, including IQ (Installation Qualification), OQ (Operational Qualification) and PQ (Performance Qualification) using experience with system review, verification and validation and knowledge of the medical device development and manufacturing domain.

Analyze business, compliance, data Integrity and technical/operational requirements for Medical device and Pharmaceutical Software as a Service product, to support technical and product leaders to create quality management systems (QMS) consistent with compliance requirements.

Act as a bridge between cross-functional team members and quality compliance to identify gaps and help resolve questions and open issues for low risk SaaS and medical devices.

Author, review, and finalize software test and design verification and validation deliverables including Plan, Requirements, Test Plan, Design, Protocols, Traceability Matrix, Reports, and also help maintaining SOPs and work instructions.

Ensure product verification and validation and program deliverables packages are complete as required for audits and regulatory inspections.

Assess change control and discrepancy events for system verification, validation systems and automation systems. Work with subject matter experts through quality risk management process and prepare risk management reports documenting system risks, applicable remediation, risk reduction, and critical controls.

Will also contribute to the Software Development Lifecycle (SDLC) process engineering. This will include maintaining SOPs, work instructions, training documents and tools to support the process (Jira/Enzyme, Zephyr/ Aha!). Strong interest and knowledge in process and tools development for regulated software development is needed.

A medical device or healthcare software background with experience working in a regulated environment is required. Working effectively with the Quality System, Regulatory and Software Engineering functions will be a key success factor. Ensure the applications developed are compliant with FDA (Food and Drug Administration) regulations such as 21 CFR part11, 21 CFR part820 and ISO regulations such as ISO 13485 (Standard for medical devices).

Education/Experience Requirement:

Bachelor's degree Biomedical Engineering, Computer Science, Technical writing, or a related life science field, and 5 years of post-baccalaureate and progressive in job offered or as Verification & Validation Test Engineer, Validation Analyst, or System Analyst.

Specialized Experience: Must have 3 years of experience with each of the following:

  • Medical,. pharma, Bio Science or related Industry experience

  • Design control

  • Computer system validation

  • Software testing

  • FDA and ISO standards and regulations

Preferred Experience:

  • Agile SW development

  • System verification and validation experience

Roche is an equal opportunity employer.

Manufacturing, Manufacturing > Production Engineering

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Principal SOC Design Verification Engineer

Encore Semi, Inc.

Posted Yesterday

VIEW JOBS 8/3/2020 3:36:36 PM 2020-11-01T15:36 <strong>Position Title: SOC Design Verification Engineer</strong><br /> Locations: Santa Clara, CA or Remote/work from home<br /> Status: Full-time (salary + benefits + bonuses)<br />  <br /> <strong>About the Project:</strong><br /> As a member of the Verification team of a complex CPU SOC, you will focus on stressing the functional correctness of the connections of interface, peripheral and interconnect sub-systems within a larger design.  The Verification environments you put in place would be a mixture of SV/UVM based environments from 3rd parties as well as Verilog-based internally developed environments using directed-random and coverage-driven concepts.  If you have experience in Functional Verification and debug of the Integration of units and blocks for large SOCs, joining the Encore Semi Verification team could be a good match for you.<br />  <br /> <strong>Desired Areas of Expertise:</strong><br /> • ARM IPs (SMMU, GIC) and AMBA specs (AXI, AHB, APB)<br /> • Experience with integrating peripheral controllers (I2C/SMBus, I3C, SPI/ QSPI, LPC/eSPI)<br /> • PCIe controller integration<br /> • Padring, GPIO design and integration<br /> • UPF flow ownership<br /> • Fabric experience<br /> • CoreSight experience is a plus<br />  <br /> <strong>Minimum Qualifications:</strong><br /> • 7+ years of Functional Verification experience especially at the SOC Integration level.  Experience with Verification of interconnects and interface protocols is strongly preferred<br /> • Verification experience focused on any one of the aspects of CPU SOC interfaces such as Coherent Fabric Interconnects, advanced PCIe sub-systems or Debug Interfaces such as CoreSight<br /> • Experience incorporating 3rd party IPs and Verification collateral with internally developed proprietary blocks and Verification environments<br /> • Debug experience using waveforms and ability to read and understand RTL code<br />  <br /> <strong>Preferred Qualifications:</strong><br /> • Verification experience beyond RTL simulation including using “big-box” emulation systems (such as Cadence Palladium or Synopsys ZeBu) and FPGA prototyping systems (such as Cadence Protium or Synopsys HAPS)<br /> • Experience building Verification models such as checkers or bus functional models using Verilog or C/C++ to be used as part of the overall simulation environment and mapping these models into emulation of FPGA prototyping platforms<br /> • Experience with CPUs such as ARM, Power/PowerPC, x86, MIPS or RISC-V including experience coding and using assembly language tests<br /> • Verification of low power designs and processor low power modes<br />  <br /> <strong>Education Requirements:</strong><br /> • Required: Bachelor of Science, Electrical Engineering (BSEE)<br /> • Preferred: Master of Science, Electrical Engineering (MSEE) Encore Semi, Inc. Santa Clara CA

Product Development Process Systems Engineer (Verification & Validation)

Hoffmann-La Roche Ltd