Principal Design Technologist, Observability

Splunk San Jose , CA 95111

Posted 2 months ago

Join us as we pursue our disruptive new vision to make machine data accessible, usable and valuable to everyone. We are a company filled with people who are enthusiastic about our product and seek to deliver the best experience for our customers. At Splunk, we're committed to our work, customers, having fun and most meaningfully to each other's success. Learn more about Splunk careers and how you can become a part of our journey!

Role:

Are you enthusiastic about both user interfaces and data? Do you think design has the power to make the world better? Do you enjoy the challenge of helping users quickly turn big data into valuable insights? If so, we here at Splunk would love to hear from you!

We're looking for a Principal UX Technologist to join our UX team. UX Technologists combine UX Design and engineering expertise into a single discipline, and are able to develop, prototype, and test innovative solutions that open up the boundaries on front-end engineering, plus encourage development teams and leaders to invest in new ideas. He or She has advanced knowledge of one or more digital delivery mediums but also a strong basis in UX, visual, and motion design. UX Technologists serve as a bridge between design and engineering. He or she will also have a background in data science and have hands on experience with a mix of technologies and development platforms. We are looking for someone who thrives in a technically sophisticated environment. Moreover, we work in a dynamic, iterative development environment, so the ability to communicate effectively, and collaborate with many different developers and product managers is a requirement.

Responsibilities:

  • Actively participate in concept development and design iteration as part of product teams.

  • Building tools that help operationalize and bring efficiencies to design activities.

  • Develop functional prototypes to prove and sell concepts to development teams and senior leadership.

  • Partner with engineering to ensure that interactive techniques and technologies translate through to products.

  • Be able to work creatively through and around perceived limitations and/or challenges imposed by the delivery platform to create delightful experiences for developers and customers.

  • Effectively present, explain, and justify the purpose of your prototype.

  • Evaluate and document any new creative and/or engineering standards or patterns that could arise from your work

Requirements:

  • 10+ years of relevant experience in digital product development (apps, web, digital ecosystems)

  • iOS (Cocoa), Android (Java), HTML5, CSS3, and JavaScript development experience

  • Experience with popular front-end libraries like Backbone.js, Angular.js, React.js, etc.

  • Experience with vector and motion graphics, including SVG, HTML5 Canvas, and Animation via JavaScript and CSS

  • Experience with development on mobile platforms

  • Strong portfolio of cutting edge experiences that proves not only solid development skills but forward thinking

  • Superior verbal, oral and written communication skills. May require occasional use of presentation skills. Communicates with project team throughout all stages of design

  • Able to bridge the gap between design and code

  • Comfortable with ambiguity and UX problem solving

We value diversity at our company. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, or any other applicable legally protected characteristics in the location in which the candidate is applying.

For job positions in San Francisco, CA, and other locations where required, we will consider for employment qualified applicants with arrest and conviction records.

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Principal Design Engineer

Cadence

Posted 2 months ago

VIEW JOBS 12/4/2020 12:00:00 AM 2021-03-04T00:00 At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to contribute and innovate in the design of next-generation Memory subsystem Design IPs at Cadence. These advanced technology node IPs will enable the futuristic SoCs for Datacenter, Edge computing, Automotive and AI applications. As a core member of the PHY Design team, your responsibilities will span across various aspects for the ASIC frontend flow, which includes developing micro-architecture/design specifications, implementing RTL code for complex digital logics, RTL integration, synthesizing and optimizing the design for better timing, PPA, doing performance analysis, setting up block level test bench, collaborating with the verification team and analyzing the coverage results. You will also be responsible for interfacing with the Physical Design team on STA, timing closure and P&R, and participating in silicon bring up with the validation team. You will be working and interacting with accomplished digital and analog circuit designers. You will work in a dynamic, team environment and must be an effective team player on projects. You will have ample opportunities to expand your knowledge, expertise and skillset. You would also be contributing to futuristic clocking architecture, design micro-architecture and RTL design decisions targeted at better timing, PPA, based on pre and post implementation timing analysis. This is an opportunity to work and interact with accomplished digital and analog circuit designers and timing experts who has built industry leading multi protocol memory PHYs for over a decade. Required Experience & Qualifications * BSEE and at least 5 years of prior experience required. MSEE and at-lest 3 years of prior experience strongly preferred. * Prior experience in timing and or RTL design of high-speed interfaces. * Prior experience of collaborating with Physical Design teams in multiple successful ASIC/IP tapeouts. * Knowledge of the IP/SoC level timing closure flow and methodology. * Strong command of Verilog/System Verilog language * Strong command of simulation, lint, synthesis, STA, formal verification, functional coverage, design for test, and design methodologies * Ability to handle multiple projects/tasks successfully * Experience in IP/ASIC timing constraints generation and timing closure. Expertise in STA tools and flow * Hands on experience in timing constraints generation and management * Proficiency in scripting languages (TCL and Perl) * Familiarity with synthesis, logic equivalence, DFT and backend related methodology and tools * Capability to understand and implement improvements to existing methodologies and flows. * Strong background in Constraint analysis and debug, using industry standard tools. * Deep understanding and experience in timing closure of various test modes such as scan shift, scan capture, atspeed and Bist testing. * Team player with a passion to innovate and can-do attitude. * Self-starter and highly motivated. Desired skills * Knowledge of DDR/GDDR DRAM protocol; high-speed PHYs * Experience designing or integrating IP * Experience in high speed and low power digital design using advanced deep micron process. * Experience with highly configurable designs We're doing work that matters. Help us solve what others can't. Cadence San Jose CA

Principal Design Technologist, Observability

Splunk