Power Design Engineer

Juniper Networks Sunnyvale , CA 94085

Posted 3 months ago

Juniper Networks is a leading provider of networking hardware and systems, headquartered in Sunnyvale, CA.

Juniper has an immediate need at its Sunnyvale, CA location for a Senior level Power Design Engineer. This position reports to the Manager of Power Systems Development, a subgroup of Juniper's System Technologies department. The main objective of this group is to apply principles of Electrical Engineering and related disciplines in developing practical Power solutions to the very demanding requirements for the full range of Juniper products, which includes both Front End and Board Mount Power technologies.

The selected candidate will be an Individual Contributor within the Power Systems Development team. Assignments will be at the direction of the Power Systems Development Manager.

Typical Board Mount Power activities will include definition of design requirements, selection of critical components, design/simulation/schematic capture of power circuit blocks and coordination with the Board Level and PCB Layout Engineers, and subsequent bring-up and characterization testing of the completed prototype design and introduction to Manufacturing. Similarly, the Front End Power System development process involves System Level Conceptualization, Power Supply Module Functional Specification, and the full cycle of engineering development with Juniper Supplier(s), including prototype testing, system integration, documentation and Manufacturing support. Both Board Mount and Front End Power development responsibilities include preparing and/or reviewing test plans and supervising tests as well as in leading the Technical Peer Review of ones work as well as participating in that of other team members. As a Senior Level Individual Contributor, this position will also include Leadership activities such as Mentoring less experienced members of the Power Engineering Team, developing new Technology initiatives within the group, and participating in the Juniper Patent application process.

Qualified candidates should have a minimum of 12 years related Power Design Engineering experience, with BSEE degree minimum and MSEE being a plus. Solid experience with schematic capture and simulation tools (including SPICE) is essential, and as well as practical background with PCB Layout tools and techniques; familiarity with power development CAD tools such as Cadence Sigrity PowerDC also important. Working knowledge of communication interfaces such as I2C/PMBus as well as firmware design experience are highly desirable.

Extensive experience with both basic and power related Electronic Lab Equipment and test methods is required.

Strong communication skills, both verbal and written, are an important requirement for this position. Juniper Power Design Team members work in a highly cross-functional, fast paced environment in partnership with other disciplines such as Mechanical, Thermal, Compliance and System Design Engineers, as well as Program Managers and a variety of external suppliers.

Juniper Networks offers competitive compensation commensurate with experience and capability, along with an excellent benefits package, to qualified Candidates.



icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Asic Power Engineer

Google Inc.

Posted Yesterday

VIEW JOBS 11/11/2019 12:00:00 AM 2020-02-09T00:00 Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Power Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. As a key member of the team, you manage projects in multiple areas with your expertise. You also monitor the performance of vendors working on projects and evaluate new technologies. As a Power Engineer on the chip team, you will be working to architect power solutions for SoCs in advanced technology nodes. You will define and drive the power management and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power management IPs and be responsible for the design, integration and post-silicon validation of the IP. You will set power budgets for use cases and provide power estimation for blocks and full chip, and you will collaborate with cross-functional teams to drive power reduction across the platform. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We're always on call to keep our networks up and running, ensuring our users have the best and fastest experience possible. Minimum qualifications: * Bachelor's degree in Electrical Engineering with 5 years ASIC design flow experience or equivalent practical experience. * Experience with ASIC power estimation, power analysis methodology and power management. * Experience in Verilog, SystemVerilog, and RTL simulation. Experience in programming languages (C/C++) and scripting languages (Tcl, Python or Perl). * Experience using EDA tools like Conformal LP, Power-Artist, DC/RC, PT/PTPX and/or Incisive/VCS. Preferred qualifications: * Master's degree in Electrical Engineering. * Experience with design and analysis of power management IPs with a solid understanding of clock, reset and power sequencing interactions. * Experience in low power digital ASIC design, including UPF/CPF, multi-voltage domains, power gating and on chip power management. * Experience in post-silicon power characterization, validation and debug. * Understanding of ASIC design flows and methodology including RTL, verification, synthesis, STA, formal verification on 28nm and 16nm process nodes. * Proficiency in gate-level SPICE simulations, and statistical SPICE models. Self-starter, motivated and strong team player with excellent communication skills. * Define and drive power methodology for design, verification and implementation of deep submicron SoCs. Define and develop generic power management IPs to drive clock, reset and power controls and innovative schemes to achieve power reduction from circuit to system level. * Develop methodology and tools for implementing power reduction. Work with tool vendors to address any power-related tool or flow issues. * Work with architects and logic designers to understand the power requirements and define all power specs and budgets. * Verify and sign-off block and full-chip power intent using EDA tools. * Estimate power for blocks and top-level using EDA tools and roll-up full-chip power. Google Inc. Sunnyvale CA

Power Design Engineer

Juniper Networks