Pmts Silicon Verification Engineer - 74764

Advanced Micro Devices, Inc. Santa Clara , CA 95051

Posted 4 months ago

What you do at AMD changes everything

At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies building blocks for gaming, Immersive platforms, and the data center.

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the "extra mile" to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

SMTS Silicon Verification Engineer

THE ROLE:

The Unified Memory Controller (UMC) is an IP that delivers into all SOCs that are shipped by AMD's Radeon Technology Group. We deliver discrete GPUs, Data Center GPUs and Game Console APUs using a flexible controller design as the base for all our IP. Our IP supports all versions of GDDR and HBM Dram Technologies. We are looking for a design verification engineer in the Dram Controller IP at AMD's Santa Clara Design Center. You will be working in a fast-paced, complex environment where you will be challenged to provide elegant, robust solutions for increasingly complex features. There are many challenges as we continuously add features, refine our design and enhance our testbench to take on the next generation of projects.

THE PERSON:

  • This is a very high visibility role, involving communication across various geographies.

  • Should be able to communicate effectively and efficiently to support various stakeholders.

Strong problem-solving, debugging skills and attention to details

  • Good interpersonal skills (verbal and written)

  • Strong passion for achievement and career development

  • Never say die attitude

  • A self-motivated team player

KEY RESPONSIBILITIES:

  • Perform Functional Verification for new features based on new project requirements

  • Create/Implement Verification Test plans that are detailed and well thought out.

  • Write scalable, portable, flexible verification component using standard methodology and coding guidelines

  • Implement Functional Coverage through cover-points and SVAs

  • Ability to dig into the design / testbench to debug complicated simulation failures

  • develop UVM based checker/monitor/sequence for new features verification

Contribute to overall health of the test bench / simulation environment

PREFERRED EXPERIENCE:

  • Minimum of 3 years of proven verification experience on ASIC projects

  • Must have strong background in Verilog, System Verilog, OOO coding techniques

  • Must have experience working with Synopsys VCS or equivalent

  • Strong experience working with UVM, OVM or equivalent desired

  • Must have experience working with assertions and functional coverage

  • Experience with scripting languages, Ruby/Python/Tcl/BASH/etc. desired

ACADEMIC CREDENTIALS:

  • Minimum BS EE/CE, or equivalent degree

LOCATION:

  • Santa Clara

#LI-GK1

Requisition Number: 74764

Country: United States State: California City: Santa Clara

Job Function: Design

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers and will consider all applicants without regard to race, marital status, sex, age, color, religion, national origin, veteran status, disability or any other characteristic protected by law. EOE/MFDV


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Staff Design Verification Engineer

Marvell

Posted 2 days ago

VIEW JOBS 2/26/2020 12:00:00 AM 2020-05-26T00:00 About Marvell Marvell is empowering the global data economy. Whether at the network core or edge, our leadership technologies make it possible for the world's data to be processed, moved, stored and secured faster and more reliably. With leading intellectual property and deep system-level knowledge, Marvell's infrastructure semiconductor solutions are transforming the 5G, cloud computing, enterprise and automotive markets of tomorrow. At Marvell, you'll see your ideas put to work, share in the success of our company, and achieve a healthy life-work balance in a strong culture of corporate citizenship and global semiconductor leadership. If you are ready to excel, innovate, and truly enjoy where you work, apply now for the position detailed below. The Opportunity JOB DUTIES: Utilize knowledge of Computer Architecture, Pipelining, Memory technologies, Logic Design and Verilog, Low-Power design to develop SoC processors. Determine architecture design, logic design, and system simulation. Define module interfaces and formats for simulation. Bring up and testing processors in silicon and debugging relevant issues there. Verify and validate architecture and logic design in simulation and silicon. Work on complex issues where analysis of situation or data requires in-depth evaluation of variable factors. Exercise judgment in selecting methods, techniques, and evaluation criteria for obtaining results. Network with key contacts outside own area of expertise to benefit the development of SoC processors. REQUIREMENTS: Master's degree or equivalent in Electrical Engineering, Electrical and Electronics Engineering, or related field and four (4) years of experience as a Principal Engineer, Staff Engineer, Sr. Principal Engineer, Sr. Principal Verification Engineer, Verification Lead, or in a related occupation. As an alternative, employer will accept Bachelor's degree or equivalent in Electrical Engineering, Electrical and Electronics Engineering, or related field and six (6) years of experience as a Principal Engineer, Staff Engineer, Sr. Principal Engineer, Sr. Principal Verification Engineer, Verification Lead, or in a related occupation. Experience must include four (4) years of experience with: 1. Verifying DDR Memory Controller and PHY; 2. Memory technologies – UDIMM, RDIMM, LRDIMM, NVDIMM; 3. System Verilog UVM architecture and programming for verification, functional coverage and System Verilog assertions; 4. Defining, developing, and debugging DDR levelling algorithms and margin tools for different DDR memory technologies; 5. C programming and DDR firmware development; 6. Verilog, and PERL or Python programming; and 7. SoC processor development using multicore Computer Architecture, Pipelining, Logic Design, and Low-Power design. The Perks With competitive compensation and great benefits, you will enjoy our workstyle within an incredible culture. We'll give you all the tools you need to succeed so you can grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page. Your Future Marvell provides a work environment that promotes employee growth and development. We are searching for an individual who wants to grow with the company and will strive to improve performance. If you are driven, personable, and energetic, there will be additional opportunities for you here at Marvell. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at GR-HR-Services-Americas@marvell.com or 408-222-3604. Marvell Santa Clara CA

Pmts Silicon Verification Engineer - 74764

Advanced Micro Devices, Inc.