Physical Design Engineer

Promedia San Diego , CA 92101

Posted 2 weeks ago

Job Description

  • As a member of QCOM Central EDA team, define and develop solution for physical design flow, SOC integration and PPA optimization of high performance and low power cores.
  • The candidate will develop and qualify the Techfiles, methodology and implementation flow in advanced technologies like 10nm and below.
  • The candidate will be working closely with Foundries, QCT process team, physical verification team and Physical design team.
  • This position requires in-depth understanding of the physical design flow, advanced design rules, DFM, statistical timing closure and reliability analysis.

Minimum Qualifications

  • Skills/Experience 3 - 5 years relevant industry experience.
  • Good knowledge of SOC design flow, synthesis, PnR/extraction/Timing tools .
  • Expertise in P&R tools from Synopsys and/or Cadence.
  • Proficient in understanding design rules/DRM, calibre runs.
  • Strong coding skills -Proficient in UNIX and Perl.
  • Experience in Makefile, Tcl/Tk, PERL, Python.
  • Familiar with multi-voltage design and UPF .
  • Excellent interpersonal and analytical skills with the ability to work independently.
  • Highly motivated, excellent team spirit, product and customer oriented.

Preferred Qualifications

  • CAD automations skills, Deep expertise in at least one P&R tool, Experience with PD Advanced process nodes


  • Required: Bachelor's, Electrical Engineering


  • 1 Year+
icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
High Speed Analog Mixed Signal Physical Design Engineer


Posted 2 weeks ago

VIEW JOBS 10/1/2019 5:10:41 AM 2019-12-30T05:10 <p>Actively looking for a mid level analog and mixed-signal circuit designer to work on SerDes PHY designs. This designer will be involved in delivering various Serdes design blocks for SoCs and will be part of a growing design team involved in leading-edge CMOS process technology nodes at 7nm and beyond. Design goals also include low-power analog designs to address our low-power wireless products. The primary responsibility of this position entails working within a team to deliver analog and mixed-signal transistor level circuit designs along with the physical layouts of the high speed circuits for high-speed, low-power PHY SerDes blocks. <br /> <br /> Minimum Qualifications:<br /> Master's Degree plus 3-15 years of analog design experience - or - PhD with analog design experience up to 10 years of experience plus:<br /> - Experience in designing op-amps, LDOs, VCO, PLL, DLL, High Speed Clock Distribution, Charge pump, Linear Equalizer<br /> - Experience in using SPICE simulators (Cadence Analog Artist experience is preferred).<br /> - Experience using schematic capture tools (Virtuoso preferred).<br /> - Signal integrity in high speed wireline design<br /> - automate circuit design and verification work<br /> - Full-custom analog layout techniques and the ability to take a design and do all the layout extract verification and sign-off<br /> <br /> Preferred Qualifications:<br /> Understanding of FinFet CMOS process effects on designs and layout<br /> <br /> Education:<br /> Master's Degree plus 3-15 years of analog design experience - or - PhD with analog design internship experience up to 10 years of experience plus<br /> <br /> Duration: 1 year+</p> Promedia San Diego CA

Physical Design Engineer