VIEW JOBS10/1/2019 5:10:41 AM2019-12-30T05:10<p>Actively looking for a mid level analog and mixed-signal circuit designer to work on SerDes PHY designs. This designer will be involved in delivering various Serdes design blocks for SoCs and will be part of a growing design team involved in leading-edge CMOS process technology nodes at 7nm and beyond. Design goals also include low-power analog designs to address our&nbsp;low-power wireless products. The primary responsibility of this position entails working within a team to deliver analog and mixed-signal transistor level circuit designs along with the physical layouts of the high speed circuits for high-speed, low-power PHY SerDes blocks.&nbsp;<br />
Minimum Qualifications:<br />
Master&#39;s Degree plus 3-15 years of analog design experience - or - PhD with analog design experience up to 10 years of experience plus:<br />
- Experience in designing op-amps, LDOs, VCO, PLL, DLL, High Speed Clock Distribution, Charge pump, Linear Equalizer<br />
- Experience in using SPICE simulators (Cadence Analog Artist experience is preferred).<br />
- Experience using schematic capture tools (Virtuoso preferred).<br />
- Signal integrity in high speed wireline design<br />
- automate circuit design and verification work<br />
- Full-custom analog layout techniques and the ability to take a design and do all the layout extract verification and sign-off<br />
Preferred Qualifications:<br />
Understanding of FinFet CMOS process effects on designs and layout<br />
Master&#39;s Degree plus 3-15 years of analog design experience - or - PhD with analog design internship experience up to 10 years of experience plus<br />
Duration: 1 year+</p>
VIEW JOBS10/20/2019 12:00:00 AM2020-01-18T00:00Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability or protected veteran status.
Do you have a passion for innovation? At Broadcom's Wireless Communications and Connectivity (WCC) division, we are actively seeking a passionate RFIC Design Engineer willing to join a dynamic team working on state-of-the-art connectivity solutions. You will participate in the design of WiFi and Bluetooth radios in advanced deeply-scaled CMOS process. Specifically, you will own the design and development of analog, mixed signal or RFIC transceiver sub-blocks: low noise amplifiers, power amplifiers, VGAs, mixers, RF PLLs & synthesizers, analog filters, A/D and D/A converters. You will be working closely with systems, devices, modeling and EM team to develop optimized solutions.
An ideal candidate for this position should have the following qualifications:
* Minimum requirement MSEE, PhD with focus on RFIC circuits highly preferred
* Deep understanding of the fundamentals of RF CMOS implementation, and basic building blocks, including LNAs, mixers, VCOs and DCOs, LO and PAs
* Familiarity with electromagnetic simulators like HFSS, IE3D, EMX is a big plus
* Passion for his/her work, a self-starter, and works well in a team environment
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Broadcom CorporationSan DiegoCA
VIEW JOBS10/16/2019 12:00:00 AM2020-01-14T00:00Job Detail
Job Id E1977208 Job Title Lower power ASIC design engineer - Camera and Video Post Date 10/15/2019 Company Qualcomm Technologies, Inc.
Job Area Engineering - Systems
Location California - San Diego
Job Overview Qualcomm provides complete chipset solution that includes CPU, Modem, Application Processor, Multi-media engines, Interconnect and more. Power is a key area that drives the value of our chips. As fabrication technology node shrinks, and performance requirement become higher, it is crucial to provide power optimized solutions, which is the responsibility of the group that you will be working in. Key responsibilities are: - Develop novel power optimized HW and systems architecture design for multimedia systems - Optimize and estimate MM HW core power using industry standard tools like Power Artist and PTPX - Implement power model for multimedia IP cores - System level power analysis of various use-cases - Working with the HW and SW teams to verify implementation of power features, and verify power number at various design steps - Working with multiple teams during commercialization to meet power target and post-Si power model correlation All Qualcomm employees are expected to actively support diversity on their teams, and in the Company. All Qualcomm employees are expected to actively support diversity on their teams, and in the Company. Minimum Qualifications " id="hdnMinimumQualifications" />Bachelor's degree in Engineering, Information Systems, Computer Science, or related field.
Preferred Qualifications Knowledge of low power HW and systems design Solid foundation in Electrical Engineering, with the ability to work with various modeling tools at a detailed level - Systems/HW background with a good understanding of microprocessor architecture and common SoC hardware blocks - Experience in power optimization, modeling, verification, and simulation tools - Experience with Camera and Video encoder/decoder systems and architecture design Education Requirements " id="hdnEducationalRequirements" />Required: Bachelor's, Computer Engineering and/or Computer Science and/or Electrical Engineering Preferred: Master's, Computer Engineering and/or Computer Science and/or Electrical Engineering