Physical Design Engineer

Integrated Device Technology, Inc. San Jose , CA 95111

Posted 5 months ago

Position: Digital Physical Design Engineer

Location: San Jose, CA

About IDT

Integrated Device Technology, Inc. develops system-level solutions that optimize its customers' applications. IDT's market-leading products in RF, real-time interconnect, wireless power transfer, serial switching, interfaces, battery management ICs, sensor signal conditioner ICs and environmental sensors are among the company's broad array of complete mixed-signal solutions for the communications, computing, consumer, automotive and industrial segments. IDT has design, manufacturing, sales facilities and distribution partners throughout the world. IDT stock is traded on the NASDAQ Global Select Stock Market under the symbol "IDTI." Additional information about IDT is available at .

Position Summary:

  • The candidate will perform Netlist to GDSII implementation of digital designs at the macro or chip level.

  • The candidate will be responsible for completion of tasks that include floor planning and partitioning, synthesis, formal verification, place and route, clock tree synthesis, signal integrity analysis and timing closure.

  • The candidate will be responsible for completion of tasks that include floor planning and partitioning, synthesis, formal verification, place and route, clock tree synthesis, power grid analysis, signal integrity analysis and timing closure. Prefer 3-5 years of experience in Physical Design including: have experience with the complete physical design flow using EDA tools Synopsys (Primetime, ICC ), Mentor Graphics (Caliber)

  • Proficiency in scripting language, such as, Perl, Tcl, Unix Shell required.

Basic Qualifications

  • Has intimate knowledge of the full design cycle from RTL to GDSII, including chip level.

  • Physical Design experience with recent contribution to project tape-outs.

  • Has good knowledge of digital timing analysis & power analysis

  • Has solid engineering understanding of the underlying concepts of IC design, implementation flows and methodologies.

  • Has good communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.

Preferred Skills &

  • Proficiency in scripting language, such as, Perl, Tcl, Unix Shell required.

  • Strong understanding of digital and mixed-signal timing understanding required

  • Have hands-on experience in physical design with EDA tools

  • Strong TCl, Perl programming & Unix script required

  • Strong organizational skills required to perform to multiple projects on-going simultaneously.

Education and/or Experience:

  • A technology-related bachelor's degree and prefer 3-5 years of related experience. An advanced degree may substitute for some years of related experience.

IDT is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment regardless of race, color, religion, sex, national origin, disability, protected veteran status, or any other characteristic protected by law.

The employer of choice for rapidly developing top talent who want to maximize their personal impact on our technology, customers & company; who thrive in an atmosphere that has the intimacy, agility & competitiveness of a small company with the resources and reach of a large one.

IDT Prefers Online Applications

You will receive a confirmation of your application via email

Notice to Recruiters and Agencies

Integrated Device Technologies (IDT) prefers to recruit candidates directly, rather than through a third party recruiter or agency. IDT will only pay a fee for candidates submitted or presented where there is a signed recruiting agreement in place between IDT and the recruiter or agency prior to the submittal, and the candidate submitted for a specifically-assigned requisition. In the case of candidate(s) submitted or presented to IDT by a recruiter or agency without a signed agreement, IDT explicitly reserves the right to pursue and hire those candidate(s) without any financial obligation to the recruiter or agency.

Are you a returning applicant?Previous Applicants:Email:Password:

If you do not remember your password click here.

See if you are a match!

See how well your resume matches up to this job - upload your resume now.… Change Resume
Find your dream job anywhere
with the LiveCareer app.
Download the
LiveCareer app and find
your dream job anywhere

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
SR Physical Design Engineer...

Cisco Systems, Inc.

Posted 2 days ago

VIEW JOBS 8/15/2018 12:00:00 AM 2018-11-13T00:00 WHO YOU'LL WORK WITH: Our creative and talented team as Physical Design Lead in San Jose, CA. As a member of this team you will be involved in creating next generation state-of-the-art networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place&route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization. WHAT YOU WILL DO: * Responsible for RTL2GDS implementation of multi-hierarchy designs in 7nm TSMC technology * Perform partition, pin assignment and assemble design process tasks * Participate in defining Physical and Timing Sign-Off conditions * Work closely with RTL design team to understand the design architecture and drive design physical planning aspects * As member of physical design team, drive methodologies and "best known methods" to streamline and automate physical design work * Resolve design and flow issues related to physical design, identify potential solutions and drive execution WHO YOU ARE: You are a HW engineer with 10+ years of related work experience with a broad mix of technologies including: * All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration. * Hierarchical design implementation approach, Timing closure, physical convergence. * Power Integrity Analysis * Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7nm technologies. * Familiarity with various process related design issues including Design for Yield and Manufacturability, multi Vt strategies You should also have hands on experience with the following Tool sets * Floor planning and P&R tools: Cadence Innovus & Synopsys ICC2 * Synthesis Tools: Synopsys DC/DCG * Formal Verification : Synopsys Formality and Cadence LEC * Static Timing verification: Primetime-DMSA * Power Integrity : Apache Redhawk * Physical Design Verification Synopsys ICV, Mentor Calibre * Scripting: TCL, Perl is required; Python is a plus Bachelor's or a Master's Degree in Electrical or Computer Engineering required Why Cisco We connect everything: people, processes, data, and things. We innovate everywhere, taking bold risks to shape the technologies that give us smart cities, connected cars, and handheld hospitals. And we do it in style with unique personalities who aren't afraid to change the way the world works, lives, plays and learns. We are thought leaders, tech geeks, pop culture aficionados, and we even have a few purple haired rock stars. We celebrate the creativity and diversity that fuels our innovation. We are dreamers and we are doers. We Are Cisco. Cisco Systems, Inc. San Jose CA

Physical Design Engineer

Integrated Device Technology, Inc.