Physical Design Engineer

Integrated Device Technology, Inc.

San Jose , CA 95111

Position: Digital Physical Design Engineer

Location: San Jose, CA

About IDT

Integrated Device Technology, Inc. develops system-level solutions that optimize its customers' applications. IDT's market-leading products in RF, real-time interconnect, wireless power transfer, serial switching, interfaces, battery management ICs, sensor signal conditioner ICs and environmental sensors are among the company's broad array of complete mixed-signal solutions for the communications, computing, consumer, automotive and industrial segments. IDT has design, manufacturing, sales facilities and distribution partners throughout the world. IDT stock is traded on the NASDAQ Global Select Stock Market under the symbol "IDTI." Additional information about IDT is available at www.IDT.com .

Position Summary:

  • The candidate will perform Netlist to GDSII implementation of digital designs at the macro or chip level.

  • The candidate will be responsible for completion of tasks that include floor planning and partitioning, synthesis, formal verification, place and route, clock tree synthesis, signal integrity analysis and timing closure.

  • The candidate will be responsible for completion of tasks that include floor planning and partitioning, synthesis, formal verification, place and route, clock tree synthesis, power grid analysis, signal integrity analysis and timing closure. Prefer 3-5 years of experience in Physical Design including: have experience with the complete physical design flow using EDA tools Synopsys (Primetime, ICC ), Mentor Graphics (Caliber)

  • Proficiency in scripting language, such as, Perl, Tcl, Unix Shell required.

Basic Qualifications

  • Has intimate knowledge of the full design cycle from RTL to GDSII, including chip level.

  • Physical Design experience with recent contribution to project tape-outs.

  • Has good knowledge of digital timing analysis & power analysis

  • Has solid engineering understanding of the underlying concepts of IC design, implementation flows and methodologies.

  • Has good communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.

Preferred Skills &

Knowledge:
  • Proficiency in scripting language, such as, Perl, Tcl, Unix Shell required.

  • Strong understanding of digital and mixed-signal timing understanding required

  • Have hands-on experience in physical design with EDA tools

  • Strong TCl, Perl programming & Unix script required

  • Strong organizational skills required to perform to multiple projects on-going simultaneously.

Education and/or Experience:

  • A technology-related bachelor's degree and prefer 3-5 years of related experience. An advanced degree may substitute for some years of related experience.

IDT is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment regardless of race, color, religion, sex, national origin, disability, protected veteran status, or any other characteristic protected by law.

The employer of choice for rapidly developing top talent who want to maximize their personal impact on our technology, customers & company; who thrive in an atmosphere that has the intimacy, agility & competitiveness of a small company with the resources and reach of a large one.

IDT Prefers Online Applications

You will receive a confirmation of your application via email

Notice to Recruiters and Agencies

Integrated Device Technologies (IDT) prefers to recruit candidates directly, rather than through a third party recruiter or agency. IDT will only pay a fee for candidates submitted or presented where there is a signed recruiting agreement in place between IDT and the recruiter or agency prior to the submittal, and the candidate submitted for a specifically-assigned requisition. In the case of candidate(s) submitted or presented to IDT by a recruiter or agency without a signed agreement, IDT explicitly reserves the right to pursue and hire those candidate(s) without any financial obligation to the recruiter or agency.

Are you a returning applicant?Previous Applicants:Email:Password:

If you do not remember your password click here.


See if you are a match!

Upload your resume to see how your resume matches up to this job

Matched to your resume
resumetriaasssdfel.jp… Change
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Physical Design Engineer

Macropace Technologies

  Posted 3 weeks ago

VIEW JOBS 3/26/2018 12:00:00 AM 2018-06-24T00:00 <p>PHYSICAL DESIGN</p><p>San Jose, CA</p><p>Fulltime</p><p><br></p><p>Job Description:<br> <br> You will be part of a Physical Design team for projects with GHz frequency range and cutting edge technologies. You will be responsible for Physical Design at Full Chip or Block Level in technologies of 28nm/14nm/10nm. </p><p>You will be responsible for Synthesis to PnR and Physical Verification closure of SoC/sub-chips<br> <br> Desired Skills and Experience:<br> <br> - Experience in Physical Design<br> - Handled Netlist to GDS II at block level for multiple tape outs<br> - Hands-on experience on technology nodes like 28nm, 20nm, 14nm, 10nm (FinFet)</p><p>- Good knowledge of EDA tools from Synopsys, Cadence and Mentor, particularly experience with ICC/ICC2, Tempus/PTSI, Innovus, Calibre, StarRC-XT</p><p>- Hands-on experience in Synthesis, floorplanning, placement optimizations, CTS and routing</p><p>- Exposure to Formal Verification tool (Formaility, LEC) will be preferable<br> - Hands-on experience in block/top level signoff STA, physical verification (DRC/LVS/ERC/antenna) checks and other reliability checks(IR/EM/Xtalk)<br> - Exposure in physical implementation of timing/functional ECO's<br> - Good knowledge of VLSI process and device characteristics, TCL and/or PERL scripting</p> Macropace Technologies San Jose CA

Physical Design Engineer

Integrated Device Technology, Inc.