Physical Design Engineer

Apple Inc. Austin , TX 78719

Posted 4 weeks ago

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and uncommonly talented Physical Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every single day.

In this role, you will be at the center of a PHY design effort interfacing with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class PHY designs. You will be required to do physical designs of best in class PHY design.

Key Qualifications

  • The ideal candidate should have at least 5+ years of Design experience on high PHY and/or SOC designs

  • Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route

  • Experience in developing and implementing Power-grid and Clock specifications

  • Deep Understanding of all aspects of Physical construction, Integration and Physical Verification

  • Proven Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools

  • Deep Understanding of scripting languages such as Perl/Tcl

  • Relevant working knowledge of Extraction and STA methodology and tools

  • Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level


As a Physical Design, engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block/chip level static timing constraints. Create full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.

Education & Experience

Bachelors or Masters Degree in technical discipline required

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Physical Design Engineer

Cirrus Logic, Inc.

Posted 2 weeks ago

VIEW JOBS 5/21/2020 12:00:00 AM 2020-08-19T00:00 Cirrus Logic is looking for a skilled Physical Design Engineer to join our Physical Implementation team. You will be part of a team that is currently working on implementing industry-leading mixed-signal SoC for consumer mobile audio markets. This role would suit a candidate with an ability to work independently and as part of a wider design team. Responsibilities * We will incorporate you on a team that is involved in all aspects of physical implementation from RTL to GDSII * Perform RTL synthesis and scan stitching * Applying deep knowledge of timing optimization and experience with ECO generation to analyze and fix timing issues in 40nm, 28nm and below * You will be defining and debugging Timing Constraints and performing STA using industry-standard STA engines and using a deep understanding of timing correlation, to achieve timing closure. * Build timing constraints for the entire chip in a team environment * Knowledge of automating and advancing flows using proficiency in Perl/Tcl scripting * Analyze power constraints and chip floor plan * You will analyze clock distribution on full-chip assembly * Physical design-related flow development, tool evaluation, flow automation, QA and improvement. * You will develop Placement & Route structures for a complete ASIC design * Build Static Timing Analysis, timing closure, ECO and tape-out * IR Drop analysis and improvement on almost all designs Required Skills and Qualifications * Bachelor's or Master's in Electrical Engineering and 4+ years of industry experience in a Logic design or Physical Design position * Strong working knowledge of RTL design and the ideal candidate should be familiar with RTL compiler/Design Compiler, ICC/SOC Encounter * You should have Primetime, Conformal LEC, and ATPG * You will also have a working knowledge of scan insertion, and ATPG * Good communication and teamwork skills Preferred Skills and Qualifications * We will look to have you be involved in design/architecture reviews which will help add to the overall progress and improvement of the team * We will be defining physical design methodologies and flow automation * Ability to perform debug/analysis skills for designs, library, and technology files * Ability to provide mentorship, guidance to junior engineers and be a very effective team player This position is located in Austin, TX Cirrus Logic is an Equal Opportunity/Affirmative Action Employer. We strive to select the best qualified applicant for any opening and to reward employees based on their skills, experience and performance. We do not discriminate on the basis of race, national origin, pregnancy status, marital status, gender, age, religion, physical or mental disability, medical condition, veteran status, sexual orientation, genetic information or any other characteristic protected by law. Cirrus Logic, Inc. Austin TX

Physical Design Engineer

Apple Inc.