Physical Design Engineer

Apple Inc. Austin , TX 78719

Posted 2 weeks ago

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet?

Do you like changing the game? We have an opportunity for a visionary and uncommonly talented Physical Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every single day.

In this role, you will be at the center of a PHY design effort interfacing with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class PHY designs. You will be required to do physical designs of best in class PHY design.

The ideal candidate will have at least 5+ years of Design experience on high PHY and/or SOC designs

Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & RouteExperience in developing and implementing Power-grid and Clock specifications

Deep Understanding of all aspects of Physical construction, Integration and Physical VerificationProven Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools

Deep Understanding of scripting languages such as Perl/Tcl Working knowledge of Extraction and STA methodology and tools

Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to:

Generate block/chip level static timing constraints. Create full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines.

Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers.

Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.

Bachelors or Masters Degree in technical discipline required



See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Download the
LiveCareer app and find
your dream job anywhere
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Physical Design Engineer

Amazon Lab126

Posted 3 weeks ago

VIEW JOBS 10/22/2018 12:00:00 AM 2019-01-20T00:00 Job DescriptionAmazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Physical Design Engineers to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we're handling massive scale and rapid integration of emergent technologies.As a member of the Silicon Optimization Engineering Team you'll be responsible for the design and optimization of hardware in our data centers. You'll provide leadership in the application of new technologies to large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you'll work with thought leaders in multiple technology areas. You'll have relentlessly high standards for yourself and everyone you work with, and you'll be constantly looking for ways to improve your product's performance, quality and cost. We're changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today. Key Responsibilities:· Work with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs for physical design closure· Drive block physical implementation through synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, ECO and sign-off· Develop one or more of physical design flows: Place and Route, Power Optimization, Formal Verification and IR drop analysis · Evaluate 3rdparty IP and provide recommendations· Be a highly-valued member of our start-up like team through excellent collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teams Basic Qualifications· BS + 8yrs or MS + 6yrs in EE/CS· 4 years of experience in ASIC Physical Design from RTL-to-GDSII in either 7nm, 14/16nm, 20nm, or 28nm· 4+ years of experience using CAD tools (examples: Cadence, Mentor Graphics, Synopsys, or Others) to block design for synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, and ECO· 2+ years of Scripting experience in Tcl, and/or Perl to develop/support flows related to block physical design Preferred Qualifications· Knowledge of device physics, custom/semi-custom implementation techniques· 4+ years of experience in developing one or more of the following physical design flows and methodologies: synthesis, place and route, STA, DFT, formal verification, CDC, and power analysis, power intent (UPF/CPF), IR/EM analysis. · Familiarity solving physical design challenges across various technologies such as DDR, PCIe, fabrics etc.· Experience with Verilog/SystemVerilog· Ability to provide mentorship, guidance to junior engineers and be a very effective team player Amazon Lab126 Austin TX

Physical Design Engineer

Apple Inc.