Nand Staff Design Engineer (Perm)

Micron Technology, Inc. Folsom , CA 95763

Posted 7 days ago

Req Id: 131005

As a NAND Staff Design Engineer at Micron Technology, Inc., in the Non-Volatile Engineering Design team, focusing on logic design and/or firmware, you will be supporting logic and mixed-signal design activities, as well as on-chip firmware development, using the company's proprietary NAND Flash memory and other technologies. As a logic designer, you will be expected to carry new designs and improvements from definition through conception, RTL or custom design implementation, synthesis, performance timing analysis, and block-level and fullchip-level design validation. You will be working in synthesis design flows and logic simulation tools, as well as VLSI logic design, including RTL coding. As a firmware designer, you will develop NAND on-chip firmware for implementing basic operations, such as reading, programming and erasing, with writing in C, assembly language or other programming languages. As a staff design engineer, you will serve as a technical lead during project execution when needed. You will also contribute to design validation activities in both pre-silicon and post-silicon environments.

Minimum Qualifications:

  • Knowledge or experience with NAND Flash memory operations and architectures.

  • Knowledge or experience with VLSI logic design concepts, principles and techniques.

  • Strong knowledge or experience with logic synthesis design flow.

  • Knowledge or experience in RTL coding using System Verilog.

  • Knowledge or experience using Auto-Place and Route and static timing analysis.

  • Knowledge or experience using logic simulation tools, such as ModelSim.

  • Knowledge or experience coding firmware using C, assembly or other programming languages and using scripting languages like PERL, Unix, and Cadence design tools.

  • Knowledge or experience in semiconductor device physics and of the semiconductor process flow.

  • Knowledge or experience in mixed-signal design techniques.

  • Knowledge or experience modeling and simulating behavior of analog or mixed-signal circuitry.

  • Must be willing to work evenings and weekends, if necessary.

All job offers will be contingent upon a successful drug screening and background check.

Work Location: 2235 Iron Point Road, Folsom, CA 95630

Hours of work: Usually 8 a.m. to 5 p.m., Monday through Friday- also must be willing to work evenings and weekends when necessary

Degree Required: MS or equivalent foreign education

Academic Discipline(s): Electrical or Electronics Engineering or Computer Engineering

Experience Required: Two years

Alternate Occupations

Accepted: Electrical or Electronics Engineering or Computer Engineering


Degree Required: BS or equivalent foreign education

Academic Discipline(s): Electrical or Electronics Engineering or Computer Engineering

Experience Required: Five years of progressive post-graduate experience

Alternate Occupations

Accepted: Electrical or Electronics Engineering or Computer Engineering

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's Human Resources Department at 1-800-336-8918 or 208-368-4748 and/or submit: Job Information Request Form to:

Keywords: Folsom || California (US-CA) || United States (US) || Technology Development || Experienced || Regular || Engineering || Not Applicable ||

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Physical Design Engineer

Intel Corp.

Posted 6 days ago

VIEW JOBS 4/13/2019 12:00:00 AM 2019-07-12T00:00 Physical Design Engineer Job Description Creates bottom-sup elements of chip design including but not limited to FET, cell, and block-level custom layouts, FUBlevel floor plans, abstract view generation, RC extraction and schematic-to-layout verification and debug using phases of physical design development including parasitic extraction, static timing, wire load models, clock generation, customer polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. A successful candidate requires: * Strong engineering problem solving and analytical skills. * Strong verbal and written communication skills. * Ability to work well in a team environment. Qualifications Minimum Qualifications: * BS/MS in Electrical Engineering and/or Computer Engineering * Minimum of 5 years of direct layout experience * Relevant Computer Aided Design CAD tools knowledge, Cadence (Virtuoso, VXL), (Calibre DRC, LVS and others). Preferred Qualifications: * Experience in VLSI AND Hands-on physical design expertise. * Strong fundamentals in VLSI design. * Highly proficient with industry based (CAD) layout tools including: Cadence (Virtuoso, VXL). * Strong background in verification (Calibre DRC, LVS and others). * Knowledge and experience in block/chip level layout and pitch (word line, bit line) block layout. * Experience with tight pitch, highly sensitive layouts (mirrored/stepped), word line and bit line decoder layout using various metal stacks, Dual/Quad pitch socket interfaces (2D/3D), 6T or 8T bit cell SRAM layout, High/Low voltage layout integration. * Knowledge of CMOS and (VLSI) component design principles and experience with 3D architecture. * Experience of basic electronic circuit functionality and behaviors (passive and active circuit structures). * Layout section/FUB lead experience. * Adept at developing process limited designs and path finding activities for future process nodes. * Knowledge in analog design and layout guidelines, high speed IO, (matching devices, symmetrical layout, signal shielding, other analog specific guidelines) * Experience in building memory arrays from the ground up. * Experience with layout of the standard cells for APR, custom standard cell library, scribe layouts, and runset regression test cases. * Ability to accomplish activities with high quality, minimal supervision, and on time delivery. * Ability to work with engineers on scheduling, execution, and verifying complex designs. * Well versed in UNIX*, programming skills in C/C++ or Perl/TCL, Python. * Skill scripting in Cadence. Inside this Business Group Non-Volatile Solutions Memory Group: The Non-Volatile Memory Solutions Group is a worldwide organization that delivers NAND flash memory products for use in Solid State Drives (SSDs), portable memory storage devices, digital camera memory cards, and other devices. The group is responsible for NVM technology design and development, complete Solid State Drive (SSD) system hardware and firmware development, as well as wafer and SSD manufacturing. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.... Intel Corp. Folsom CA

Nand Staff Design Engineer (Perm)

Micron Technology, Inc.