Memory Controller RTL Design Engineer

Tesla Motors Austin , TX 78719

Posted 2 months ago

THE ROLE

The Autopilot Hardware team is looking for a Memory Controller RTL Design Engineer to join our Austin, TX office. The role includes working with the team on feature definition, rtl design, documentation, performance analysis, timing closure, and verification support on a high performance memory scheduler.

The successful applicant will join a team of deeply knowledgeable engineers and have an opportunity to have an immediate impact on the next generation Autopilot SOC.

RESPONSIBILITIES

  • Deliver high-quality verilog

  • Design, implement, and debug new features

  • Work with architects and performance team to optimize the SOC

  • Execute tasks within defined schedule

  • Make performance and optimization trade-offs to meet product requirements

REQUIREMENTS

  • Candidate must have Bachelor/Master's degree in Computer Science, Computer Engineering, Electrical Engineering or related field

  • 5+ years of experience in rtl design/microarchitecture of memory controller or axi interconnect

  • Knowledge in at least one dram protocols(GDDR/LPDDR/DDR/HBM)

  • Knowledge of DFI/phy training is a plus

  • Knowledge of AXI/ACE is a plus

  • Proficiency in computer architecture

  • Strong written and oral communication skills

upload resume icon
See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Pcie RTL Design Engineer

Amazon Lab126

Posted 4 weeks ago

VIEW JOBS 12/27/2018 12:00:00 AM 2019-03-27T00:00 Job DescriptionAmazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. AWS has the broadest and deepest set of machine learning and AI services for our customers' businesses. We are seeking experienced RTL Design Engineers to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we're handling massive scale and rapid integration of emergent technologies. As a member of the Cloud-Scale Machine Learning Acceleration team you'll be responsible for the design and optimization of hardware in our data centers including technologies such as AWS Inferentia which is a machine learning inference product designed to deliver high performance at low cost. You'll provide leadership in the application of new technologies to large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you'll work with thought-leaders in multiple technology areas. You'll have relentlessly high standards for yourself and everyone you work with, and you'll be constantly looking for ways to improve our products' performance, quality and cost. We're changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today. Key Responsibilities: * Work with SOC and system architects to define product strategy and architecture of PCIe subsystem solution * Lead our PCIe design efforts * Perform RTL coding and micro architecture tasks * Instruct Physical design team with physical constraints, timing analysis and signoff responsibilities for your Block * Support the verification team with by developing verification strategies, debug and provide coverage definitions * Participate in test plan and coverage reviews * Participate in the definition of the SoC Lab testing of the product * Provide technical leadership through personal example, mentorship, and strong teamwork Basic Qualifications * BSc + 8yrs or MSc + 6yrs in EE/CS * VLSI engineering background, with 6+ years of experience as block RTL design * 4+ years of experience with the design and integration of PCIe subsystem solutions * Lab experience with the bringup and validation of PCIe subsystem solutions, experience with PCIe protocol analysis tools Preferred Qualifications * Large breadth of knowledge from architecture through physical design * Experience with PCIe SERDES * Previous experience with full chip timing constraints definition and timing path analysis * Familiarity solving physical design challenges for PCIe or other high speed solutions * Previous experience with technical leading positions * Previous experience mentoring and instructing other team members * Previous experience with System Verilog and System Verilog interfaces * Previous experience with AXI/APB bus-protocols and data movement * Previous experience with variety of low power design techniques * Meets/exceeds Amazon's leadership principles requirements for this role * Meets/exceeds Amazon's functional/technical depth and complexity for this role Amazon is an Equal Opportunity-Affirmative Action Employer – Minority / Female / Disability / Veteran / Gender Identity / Sexual Orientation Amazon Lab126 Austin TX

Memory Controller RTL Design Engineer

Tesla Motors