Sorry, this job is no longer accepting applications. See below for more jobs that match what you’re looking for!

Memory Controller RTL Design Engineer

Expired Job

Tesla Motors Austin , TX 78719

Posted 2 months ago

THE ROLE

The Autopilot Hardware team is looking for a Memory Controller RTL Design Engineer to join our Austin, TX office. The role includes working with the team on feature definition, rtl design, documentation, performance analysis, timing closure, and verification support on a high performance memory scheduler.

The successful applicant will join a team of deeply knowledgeable engineers and have an opportunity to have an immediate impact on the next generation Autopilot SOC.

RESPONSIBILITIES

  • Deliver high-quality verilog

  • Design, implement, and debug new features

  • Work with architects and performance team to optimize the SOC

  • Execute tasks within defined schedule

  • Make performance and optimization trade-offs to meet product requirements

REQUIREMENTS

  • Candidate must have Bachelor/Master's degree in Computer Science, Computer Engineering, Electrical Engineering or related field

  • 5+ years of experience in rtl design/microarchitecture of memory controller or axi interconnect

  • Knowledge in at least one dram protocols(GDDR/LPDDR/DDR/HBM)

  • Knowledge of DFI/phy training is a plus

  • Knowledge of AXI/ACE is a plus

  • Proficiency in computer architecture

  • Strong written and oral communication skills

See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Download the
LiveCareer app and find
your dream job anywhere
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior RTL Design Engineer

Amazon Lab126

Posted 1 week ago

VIEW JOBS 11/11/2018 12:00:00 AM 2019-02-09T00:00 Job DescriptionAmazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced RTL Design Engineers to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we're handling massive scale and rapid integration of emergent technologies. As a member of the Silicon Optimization Engineering Team you'll be responsible for the design and optimization of hardware in our data centers. You'll provide leadership in the application of new technologies to large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you'll work with thought leaders in multiple technology areas. You'll have relentlessly high standards for yourself and everyone you work with, and you'll be constantly looking for ways to improve your product's performance, quality and cost. We're changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today. Key Responsibilities: * Work with SOC and system architects to define design specifications for main SOC building blocks * Participate with performance, latency and band-width analysis and definitions of the SOC * Perform RTL coding and micro architecture tasks * Instruct Physical design team with physical constraints, timing analysis and signoff responsibilities for your Block * Support the verification team with by developing verification strategies, debug and provide coverage definitions * Participate in test plan and coverage reviews * Take part in definition and execution of architecture performance verification * Provide technical leadership through personal example, mentorship, and strong teamwork Basic Qualifications * BSc + 8yrs or MSc + 6yrs in EE/CS * VLSI engineering background, with 6+ years of experience with block RTL design * 4+ years of experience with the design and integration of SOC fabric solutions and design for high speed * Previous experience and good familiarity with ARM AXI/APB protocol * Previous experience with performance, BW and latency analysis Preferred Qualifications * Previous experience integrating ARM NIC designs * Previous experience solving Fabric physical design challenges * Large breadth of knowledge from architecture through physical design * Knowledge with system verilog UVM and other verification techniques * Previous experience with full chip timing constraints definition and timing path analysis * Previous experience with technical leading positions * Previous experience mentoring and instructing other team members * Previous experience with System Verilog and System Verilog interfaces * Previous experience with variety of low power design techniques Amazon Lab126 Austin TX

Memory Controller RTL Design Engineer

Expired Job

Tesla Motors