Market Optimization Engineer-San Francisco, CA

Shell California , MD 20619

Posted 2 months ago

Energy Platform Team

Shell's Energy Platform team is leading Shell's efforts to design, develop, deliver and maintain a global energy management platform that unlocks value across Shell's Power business. The Energy Platform team aims to enable Shell's efforts to harness the potential in its vast fleet of customers, energy assets, and power trading capabilities to deliver value across the energy industry value chain.

The Energy Platform team is a nimble, cross-functional, deeply technical and passionate group that embodies the speed and agility of a startup while embracing the scale of one of the largest companies in the world. Achieving a balance between agility and global scale provides unique opportunities, and the Energy Platform Team borrows from best-in-class product development, continuous delivery, and commercialization techniques while adapting them to the unique global context within Shell.

The Energy Platform team is empowered to coordinate and align Shell's energy management platform objectives, strategies, and execution approaches across the company, as well as to design, deliver and maintain a mission-critical component of Shell's ability to deliver differentiated products, offerings, and capabilities across its expanding global footprint.

Responsibilities

The Market Optimization Engineer will lead the development of valuation and operational models and processes within the Energy Platform infrastructure to drive the logic and empower the trading strategies for Shell's global energy market participation efforts. Responsibilities include:

  • Architect and maintain economic optimization models that drive Shell's valuation of market participation in global wholesale electricity markets

  • Formulate and develop optimization models for market participation and optimal bidding strategy of Shell's portfolio in global electricity markets

  • Conceptualize, formulate and develop bidding modules to incorporate multi-use application (i.e. customer, portfolio, grid, and market use cases) into Shell's economic optimization platform

  • Develop risk mitigation strategies and turn into quantitate optimization model features for market transactions

  • Gather, monitor and maintain critical data sets required as inputs into Shell's suite of market participation models

  • Support continuous market participation development processes by working cross-functionally with internal stakeholders (i.e. product management, software engineering, data science, fleet operations, asset management, strategy, commercialization)

  • Perform market research and codify processes required for market participation, identifying gaps and developing mitigation strategies

  • Support development of technical requirements for participation in global electricity markets and ensure requirements are properly incorporated into Shell's suite of market optimization models

  • Act as market design expert to support identification of policy barriers and recommend solutions

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Hardware Design Verification Engineer Graphics ( San Diego/Santa Clara CA OR Boxborough MA)

Qualcomm

Posted 4 days ago

VIEW JOBS 4/21/2019 12:00:00 AM 2019-07-20T00:00 Job Detail Job Id E1965024 Job Title Hardware Design Verification Engineer - Graphics ( San Diego/Santa Clara, CA OR Boxborough, MA) Post Date 04/19/2019 Company Qualcomm Technologies, Inc. Job Area Engineering - Hardware Location California - San Diego Massachusetts - Boxborough California - Bay Area Job Overview Qualcomm CDMA Technologies (QCT), is the world leader in wireless ICs powering the majority of 3G & 4G devices and is the largest fabless semiconductor in the world. QCT's Digital ASIC design team delivers cutting edge hardware and software products that power the user experience and graphics content of the most advanced mobile devices on the market. Our Design Verification team is currently seeking applicants for graphics functional design verification positions that involve the development of corresponding test plans, designing and developing our verification environments, and applying these to verify complex GPGPU designs until coverage and performance goals are achieved. As verification is a rapidly changing field and consumes majority of the design process, developing and deploying new verification methodologies is an essential part of the work you will do. Assertions, simulation, formal verification(static property checking), HW-SW co-verification and constraint/HVL-based verification are all tools in our verification toolbox you will use on a daily basis. QCT is the largest fabless design house in the world and provides hardware, software and services to nearly every mobile device maker and operator in the wireless marketplace. Our chipsets power a variety of products; tablets, smartphones, e-readers and other devices, and our digital design teams are at the core of all of them. The environment is fast-paced and requires cross-functional interaction on a daily basis so good communication, planning and execution skills are a must. All Qualcomm employees are expected to actively support diversity on their teams, and in the Company. Minimum Qualifications Bachelor's degree in Science, Engineering, or related field. 2+ years ASIC design, verification, or related work experience. " id="hdnMinimumQualifications" />Bachelor's degree in Science, Engineering, or related field. 2+ years ASIC design, verification, or related work experience. Preferred Qualifications Industry experience required in the following areas: Verification skills: test planning, test bench architecture, assertions, problem solving and debug Constrained Random Verification experience with SystemVerilog using OVM or UVM Coverage driven verification(code/functional/assertion coverage) Verilog or VHDL, C/C++, Tcl/Perl/shell-scripting Candidates with 2D/3D graphics and compute standards, such as DirectX, OpenGL and OpenCL are preferred RTL design experience and/or very strong OO programming experience is also a plus Experience with simulation acceleration tool is a plus Experience in formal verification is also a plus Good written and oral communications skills" id="hdnPreferredQualifications" />Industry experience required in the following areas: Verification skills: test planning, test bench architecture, assertions, problem solving and debug Constrained Random Verification experience with SystemVerilog using OVM or UVM Coverage driven verification(code/functional/assertion coverage) Verilog or VHDL, C/C++, Tcl/Perl/shell-scripting Candidates with 2D/3D graphics and compute standards, such as DirectX, OpenGL and OpenCL are preferred RTL design experience and/or very strong OO programming experience is also a plus Experience with simulation acceleration tool is a plus Experience in formal verification is also a plus Good written and oral communications skills Education Requirements Preferred: Master's in Electrical Engineering and/or Computer Engineering " id="hdnEducationalRequirements" />Required: Bachelor's in Electrical Engineering and/or Computer Engineering Preferred: Master's in Electrical Engineering and/or Computer Engineering Keywords verification, test planning, debug, SystemVerilog, OVM, UVM, Verilog, VHDL Qualcomm California MD

Market Optimization Engineer-San Francisco, CA

Shell