Fpga Design Verification Engineer

Palo Alto Networks Inc. Santa Clara , CA 95051

Posted 1 week ago

Our Mission

At Palo Alto Networks everything starts and ends with our mission: protecting our way of life in the digital age by preventing successful cyberattacks. It's not a small goal. It isn't simple either, but we aren't in this for the easy answer. As a company with a foundation in challenging the way things are done, we're looking for innovators with a dedication to best. In return, your career will have a tangible impact one that's working toward technology that affects every level of society.

Our mission doesn't happen by treading softly no, it happens by defining an industry. It means building products that haven't been thought of. It means selling products with a solutions mindset. It means supporting the infrastructure of a company that moves at an incredible speed intentionally to stay ahead of the world's next cyberthreat.

Your Impact

  • Responsibilities will include hands-on implementation work for every aspect of FPGA and ASIC verification, working closely with the system group, architects, RTL designers, and verification teams

  • Developing the verification flow and methodology, testbench and test cases, plus executing the test plan, working closely with the design team to ensure the highest design quality

  • Debug test failures at the block, full chip, and system level

  • Evaluate and improve test plans to increase test coverage

  • Run regression

Qualifications:

  • BS EE, CE or CS; or equivalent work experience required, MSEE preferred

  • 0-2 years of FPGA and ASIC design verification experience.

  • Experience in going through several complete and successful FPGA design/verification cycles from architecting and creation of FPGA and ASIC test environment to tape-out and post-silicon validation is required

  • Strong leadership/communication/interpersonal skills required

  • Experience with test bench design and implementation

  • Experience defining Test plans

  • Experience with constrained random test development and coverage specification and analysis

  • Proven track record with reference model design and implementation

  • Proven knowledge of automation of the regression test suite

  • Solid technical skills in the area of design verification:

  • Strong object-oriented software design and programming skills in C/C++, and at least one of the following: System Verilog, OVM, UVM

  • Proven verification skills: planning, problem-solving, debugging, random testing, adversarial testing required

  • Networking experience is highly desirable

The Team

To stay ahead of the curve, it's critical to know where the curve is, and how to anticipate the changes we're facing. For the fastest growing cybersecurity company, the curve is the evolution of cyberattacks, and the products and services that proactively address them. Our engineering team is at the core of our products connected directly to the mission of preventing cyberattacks. They are constantly innovating challenging the way we, and the industry, think about cybersecurity. These engineers aren't shy about building products to solve problems no one has pursued before. They define the industry, instead of waiting for directions. We need individuals who feel comfortable in ambiguity, excited by the prospect of a challenge, and empowered by the unknown risks facing our everyday lives that are only enabled by a secure digital environment.

Our engineering team is provided with an unrivaled chance to create the products and practices that will support our company growth over the next decade, defining the cybersecurity industry as we know it. If you see the potential of how incredible people products can transform a business, this is the team for you. If you don't wait for directions, instead, identifying new features and opportunities we have to just get better, this is your new career.

Our Commitment

We're trailblazers that dream big, take risks, and challenge cybersecurity's status quo. It's simple: we can't accomplish our mission without diverse teams innovating, together. To learn more about our dedication to inclusion and innovation, visit our Life at Palo Alto Networks page and our diversity website.

Palo Alto Networks is an equal opportunity employer. We celebrate diversity in our workplace, and all qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or other legally protected characteristics.

Additionally, we are committed to providing reasonable accommodations for all qualified individuals with a disability. If you require assistance or accommodation due to a disability or special need, please contact us at accommodations@paloaltonetworks.com.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Senior Level Asic Design Engineer Asic Soc Or Fpga

Marvell

Posted 1 week ago

VIEW JOBS 3/11/2019 12:00:00 AM 2019-06-09T00:00 Marvell is a top five fabless semiconductor company that, through our solutions, moves and stores data faster and more reliably than anyone else. Our solutions transform the enterprise, cloud, automotive, industrial, and consumer markets. At Marvell, you would be part of a diverse and inclusive organization, working with people with language expertise, engineering and science backgrounds, and a passion to improve the customer experience. During the hiring process, be prepared to demonstrate your aptitude and curiosity towards technology, your success working in a team environment by helping to bring out the best in others, and ways in which you've brought more value to the products you've worked on. Our team focuses on wireless products for wireless MAC controllers and system level development. This senior level role will focus heavily on design and verification support for various chip projects to accommodate new customer requested features. This role will also assist in bring-up, debug, and support on ASIC silicon or FPGA prototype at the HW level. This is a great opportunity to work on wireless related product development with the best performance and small area/power design. Qualifications: * ASIC design engineer with MSEE degree and 2+ years of experience * Strong understanding of ASIC design concept and flow * IP and SOC uArchitecture, RTL design, verification, prototype, and silicon support * Network controller experience * Knowledge of wireless/networking protocol is a plus #LI-KB1 #GLDR All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Marvell Santa Clara CA

Fpga Design Verification Engineer

Palo Alto Networks Inc.