Entry Level Software Engineer

Revature Danbury , CT 06811

Posted 2 weeks ago

As a leader in recruiting emerging technology talent across the country, Revature is looking forward to hiring over 300 new Entry Level Software Engineers in the next 4 weeks.

  • One day someone is going to ask you where you got your start

This is IT!*
With a wide range of Fortune 500 enterprises, government organizations and top systems integrators as our clients, we not only provide you with the skills needed to succeed through an employer-paid training program (10-12 weeks), but will also give you the opportunity to put those skills to use, on projects that matter.

Revature has been featured in the Wall Street Journal, Money, Time, and MSN, and was recently named as one of the "Top 15 Companies that Hire in 15 Days or Less" by Glassdoor.

  • What We Are Looking For*

  • College degree (Associates or Bachelors)

  • Strong desire to learn to code - No prior professional experience required.

  • A natural problem solver

  • Strong communication and interpersonal skills

  • Willing to relocate anywhere in the US - Relocation assistance provided

  • Must be authorized to work in the US (US Citizen or Green Card holder)

  • Willingness to commit to a role for a minimum of 2 years.

  • What We Offer*

  • Competitive salary

  • Relocation & housing assistance

  • Health, vision & dental insurance

  • Paid time off

  • Industry Certifications

  • Life Insurance Policy

  • 401k

  • Mentoring program and ongoing support throughout your entire Revature career

  • Experience with the largest and most reputable companies in the US

  • Apply Today. Interviews are going on now.*

  • Equal Employment Opportunity

The Company is an equal opportunity employer. We will extend equal opportunity to all individuals without regard to race, religion, color, sex, pregnancy, childbirth or related medical conditions, sexual orientation, gender identity, national origin, disability, age, genetic information, marital status, veteran status, or any other status protected under applicable federal, state, or local laws. This policy applies to all terms and conditions of employment, including but not limited to, hiring, placement, promotion, termination, layoff, recall, transfer, leaves of absence, benefits, compensation and training. If you require an accommodation to work based on any of these protected factors, please notify the Human Resources Department, and the Company will evaluate the request and provide an accommodation in accordance with applicable law.
We seek to comply with all applicable federal, state and local laws related to discrimination and will not tolerate the interference with the ability of any of the Company's employees to perform their job duties. Our policy reflects and affirms the Company's commitment to the principles of fair employment and the elimination of all discriminatory practices.
"

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Fpga Design Engineer Principal Level
New!

Owl Cyber Defense

Posted Today

VIEW JOBS 10/17/2021 12:00:00 AM 2022-01-15T00:00 <table class="MsoTableGrid" style="border-collapse:collapse; border:none"> <tbody> <tr> <td style="width:168px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><span style="font-family:"Verdana",sans-serif">Job Title:</span></b></span></span></span></td> <td style="width:396px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Principal FPGA Design Engineer</span></span></span></span></span></td> </tr> <tr> <td style="width:168px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><span style="font-family:"Verdana",sans-serif">Department:</span></b></span></span></span></td> <td style="width:396px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Department: Advanced Development</span></span></span></span></span></td> </tr> <tr> <td style="width:168px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><span style="font-family:"Verdana",sans-serif">Reports to:</span></b></span></span></span></td> <td style="width:396px; padding:0in 7px 0in 7px" valign="top"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Sr. Director, Advanced Development</span></span></span></span></span></td> </tr> </tbody> </table> <br /> <br /> <span style="font-size:12pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Owl Cyber Defense is a leader and trusted partner in cyber security. We deliver solutions that protect and connect the world’s most critical networks. Owl’s product lines of cross domain, data diode, and portable media solutions provide the strongest available security checkpoints for threat prevention and secure data availability. Our in-depth expertise in security engineering at the operating system level enables us to help government and commercial customers meet ever-evolving cyber security threats.</span></span></span></span><br /> <br /> <span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><u><span style="font-family:"Verdana",sans-serif">Job Summary:</span></u></b></span></span></span><br /> <br /> <span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Owl has an immediate opening for an FPGA Design Engineer as our work and team is expanding. This position will have a significant role in defining and implementing new designs for FPGA-based hardware for internet protocol packet inspection and post-processing of high-speed Ethernet traffic.</span></span></span></span></span><br /> <br /> <span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><u><span style="font-family:"Verdana",sans-serif">Essential Duties and Responsibilities:</span></u></b></span></span></span> <ul> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Design and develop an FPGA packet handling application with Custom Hardware.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Design and develop VHDL/SystemVerilog modules and IP cores with Xilinx/Altera toolchain.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Use Cadence® Xcelium™ for Logic Simulation</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Implement communications protocols from specification & requirement documents.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Low latency and high throughput packet handling.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Setup and Test new hardware platforms that are developed.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Work effectively within a cross-functional team environment.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Other duties as management may so direct.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Able to work in a fast-paced start-up environment.</span></span></span></span></span></li> </ul> <br /> <span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><b><u><span style="font-family:"Verdana",sans-serif">Requirements/Qualifications:</span></u></b></span></span></span> <ul> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Education</span></span></span></span></span> <ul style="list-style-type:circle"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">College degree in a relevant field of study. i.e. computer engineering, electrical engineering, computer science, or similar. (advanced degree a plus)</span></span></span></span></span></li> </ul> </li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience</span></span></span></span></span> <ul style="list-style-type:circle"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">10+ years’ work experience with embedded systems and FPGA development</span></span></span></span></span></li> </ul> </li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Travel</span></span></span></span></span> <ul style="list-style-type:circle"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Limited travel may be required</span></span></span></span></span></li> </ul> </li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><u><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Knowledge, Skills & Abilities</span></span></u></span></span></span> <ul style="list-style-type:circle"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Technical:</span></span></span></span></span> <ul style="list-style-type:square"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Fluent in VHDL and SystemVerilog hardware description languages</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience with HDL simulation & verification (<span style="background:#fcfcfd"><span style="color:black">Cadence Xcelium, Modelsim, etc.</span></span>)</span></span></span></span></span></li> <li class="x" style="margin-left:8px"><span style="font-size:12pt"><span style="background:#fcfcfd"><span style="font-family:"Times New Roman",serif"><span style="border:none windowtext 1.0pt; font-size:11.0pt; padding:0in"><span style="font-family:"Verdana",sans-serif"><span style="color:black">Experience with Universal Verification Methodology (UVM) is a plus</span></span></span></span></span></span></li> <li class="x" style="margin-left:8px"><span style="font-size:12pt"><span style="background:#fcfcfd"><span style="font-family:"Times New Roman",serif"><span style="border:none windowtext 1.0pt; font-size:11.0pt; padding:0in"><span style="font-family:"Verdana",sans-serif"><span style="color:black">Working Knowledge of Vivado or Quartus</span></span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Knowledge of Ethernet PHY, IPv4 and IPv6 protocols</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience with UDP and TCP/IP packet handling</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Knowledge of computer system architecture</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience debugging system level problems</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience with testing Hardware</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Excellent problem-solving skills and critical thinking ability</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Overall coordination, development, and execution of product development.</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Knowledge of relevant software/systems as follows:</span></span></span></span></span> <ul style="list-style-type:disc"> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Development skills and overall knowledge of Linux systems</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience writing system level C/C++ code for embedded systems plus</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience as an embedded developer using an ARM environment a plus</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience with embedded Linux</span></span></span></span></span></li> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Experience building and configuring Linux for custom hardware platforms a plus</span></span></span></span></span></li> </ul> </li> </ul> </li> </ul> </li> </ul>   <ul> <li style="margin-left:8px"><span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:"Times New Roman",serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">US Citizenship required due to Government Contracts</span></span></span></span></span></li> </ul> <br /> <span style="font-size:12pt"><span style="font-family:Calibri,sans-serif"><b><u><span style="font-family:"Verdana",sans-serif">About Owl <a name="_Hlk486428170">Cyber Defense Solutions, LLC</a></span></u></b></span></span><br /> <span style="font-size:12pt"><span style="line-height:12.0pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Owl <a name="_Hlk486428255">Cyber Defense Solutions, LLC </a>is a fast-growing cybersecurity solutions company, holding a firm leadership position in network security and secure information transfer. It is a privately-owned US company with offices in Columbia, MD, Danbury, CT and Morrisville, NC. For more information, see </span></span><a href="http://www.owlcyberdefense.com/"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif"><span style="text-decoration:none"><span style="text-underline:none">http://www.owlcyberdefense.com</span></span></span></span></a><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">.</span></span></span></span></span><br /> <br /> <span style="font-size:12pt"><span style="font-family:Calibri,sans-serif"><span style="font-size:11.0pt"><span style="font-family:"Verdana",sans-serif">Owl Cyber Defense is Proud to be an Equal Opportunity /Affirmative Action Employer.</span></span></span></span> Owl Cyber Defense Danbury CT

Entry Level Software Engineer

Revature