Engineer, Senior Design Verification

Marvell Santa Clara , CA 95051

Posted 2 weeks ago

In this role you will: - Verify functionality of high performance SOC.

  • Architect and implement simulation test bench in UVM.

  • Develop and execute test-plans for verifying correctness and performance of the design.

  • Own and debug failures in simulation to root-cause problems.

  • Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations

  • Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes. #LI-KB1 #GLDR - Bachelor's degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience OR Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-3 years of experience.

  • Strong background in SoC verification methodology and test bench development using HVL such as Verilog, System Verilog, UVM

  • Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations). Preferred/Plus:

  • C/C++ programming skills

  • Prior experience in functional verification of Ethernet network system is preferred.

  • Knowledge of unix/linux environment and scripting (shell/Perl/Python) is a plus. Other

    Skills:
  • Must have effective interpersonal and teamwork skills. Excellent communication skills.

  • Ability to interface internally and externally with all levels of the organization.

  • Participatein problem solving and quality improvement activities.

  • Demonstrates good analysis and problem-solving skills. Inherent sense of urgency and accountability. Demonstrate initiative and a bias for thoughtful action.

  • Grounded, detail-oriented, always backs up ideas with facts. Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various data-sets.

  • Must have the ability to multi-task in a fast paced environment.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Design Verification Engineer Senior Staff
New!

Inphi Corporation

Posted Today

VIEW JOBS 3/26/2019 12:00:00 AM 2019-06-24T00:00 We are looking for a Design Verification Engineer - Senior Staff. The candidate must have proven record of verifying complex designs leading to successful field proven products, The candidate is also expected to contribute to verification methodology / flow in an IC design environment. Non-technical responsibilities will include schedule & deliverable management from team members. The candidate will work closely with the team of system architects and design engineers. Responsibilities include: * Technical leadership, own chip and block level verification. * Define chip level verification and lead / technically manage all verification activities for specific product, including schedule and deliverables. * Work with digital design engineering to debug test cases in RTL and Gate Level simulation environment. * Post-silicon debug and correlation. MINIMUM REQUIREMENTS: * BSEE/MSEE/PHD with minimum 8/4/2 years of experience in verification of multi-million gate IC designs. * 2-3 years verification lead for multiple chips. * Experience in entire verification flow. From planning, testbench creation, RTL/gate level simulations to coverage and signoffs. * SystemVerilog (VMM, OVM or UVM). UVM preferred. * Scripting perl/python for flow support. * Experience in uController based designs. * Quick Learner. * Team player. * Good Communication skills. Highly Desired Experience / Skills: * Verification experience in some of following areas * High speed network or switching controller. * Knowledge/Prior experience in IEEE 802.3 related 100G PHYs. * Serdes, Equalization, ADC/DAC/DSP Inphi Corporation Santa Clara CA

Engineer, Senior Design Verification

Marvell