Digital Library Layout Designer

Apple Inc. Cupertino , CA 95014

Posted 3 weeks ago

Do you want to utilize your background to make big things happen? Can you deliver on a predictable and dynamic schedule? Do you have a passion for crafting entirely new solutions? Do you love building without precedent? As part of our Digital Design Engineering group, you'll take imaginative and revolutionary ideas and determine how to turn them into reality. You and your team will apply engineering fundamentals and start from scratch if needed, bringing forward-thinking ideas to the real world. Your efforts will be groundbreaking, often literally. Join us, and you'll help design the tools that allow us to bring customers experiences they've never before envisioned. You will be part of an exciting silicon design group that is responsible for designing state-of-the-art ASICs. We have an extraordinary opportunity for Library Layout Designers. In this highly visible role, you will be a member of Apple's custom layout team, working on the latest technology nodes to create extraordinary libraries. This is a fast paced work environment with endless learning opportunities working in the design team with members of integration, CAD, circuit and technology engineering.

Key Qualifications

  • We are looking for applicants with 5+ years experience in library layout design of deep SubMicron CMOS circuits used in high performance microprocessors.

  • Experience designing low noise, low power library cells.

  • High level proficiency in device floorplanning, interface planning and area optimization of library cells.

  • Good understanding of issues with RC delay, electromigration, self heating and cross capacitance.

  • Recognize failure prone circuit and layout structures, dedicatedly work with designers for the best approach to problems.

  • Great skills on interpretation of CALIBRE DRC, ERC, LVS, etc. reports.

  • Knowledge of CADENCE VXL layout tools.

  • Scripting skills in PERL or SKILL or CSH are considered a plus, but not required.

  • Excellent communication skills and able to work with multi-functional teams.

  • Managing, tracking and running regression on multiple cells.


Imagine yourself at the center of our SOC design effort, collaborating with all disciplines, playing a strategic role of getting functional products to millions of customers quickly. You will have the opportunity to integrate and come-up with new ideas, as well as work with a team of hardworking engineers. As a member of the layout team of the microprocessor group, you will be responsible to deliver PDV clean layout, including the following: Designing complex layout of custom library cells used in P&R and custom IP development. Reviewing and analyzing floorplans and complex circuits with circuit designers. Running a complete set of design verification tools available on completed library cells. Working with the circuit design team to plan, schedule work and negotiate layout tradeoffs as needed. Interpretation of LVS, DRC and ERC report to find fastest way to complete layouts. Exceed engineering specifications and expectations. Utilize advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits.

Education & Experience

  • BS Degree or equivalent.

Additional Requirements

  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Analog Layout Designer

Apple Inc.

Posted 3 weeks ago

VIEW JOBS 11/20/2019 12:00:00 AM 2020-02-18T00:00 The PMU team is looking for qualified, motivated layout engineers from a variety of skill levels. We are a fast-growing and highly diverse group. With an employee-friendly schedule, we are in charge of both all high-performance analog IPs and building complex chip levels integral to the function of Apple's world-class products. You will become a member of a team that not only provides an environment optimal for the refinement of engineering abilities, but also promotes passion, creativity, and collaboration. Since we believe multiple perspectives and input sources are integral to innovation and invention, we highly value diversity and equal opportunities for all members. As you work with our stellar analog and digital design teams and with members of integration, CAD, and circuit- and technology- engineering, you will find our team to be a highly dynamic work environment with endless learning opportunities. Key Qualifications * Typically requires 8+ years experience in analog/mixed-signal layout design of SubMicron CMOS circuits. Experience in PMU and chip level layout is highly preferred. * Experience building tight matching, low capacitance, low power analog blocks, resistors, capacitors, high voltage devices, pad IOs, ESD structures, etc. * Proficient experience with custom and standard cell based floor planning and hierarchical layout assembly. * Deep understanding of IR drop, RC delay, electro-migration, self-heating and cross capacitance. * Looking for strong experience with analog and DFM practices. * High-level proficiency in interpretation of Calibre, DRC, ERC, LVS, etc. reports. * Knowledge of MENTOR GRAPHICS or CADENCE layout tools. * Scripting experience in PERL or SKILL CODE is considered a plus, but not required. * Excellent communication skills and able to work with multi-functional teams. Description You will be responsible to deliver PDV clean layout, this includes the following: * Working with circuit design team to plan/schedule work and negotiate any necessary layout trade-offs as needed to build complex analog layout in deep SubMicron CMOS technologies. •Recognize failure prone circuit and layout structures. •Running complete set of design verification tools available on Mega-cell level (also on chip level). •Interpreting LVS, DRC and ERC reports to find the fastest way to complete layout. •Exceeding engineering specifications and expectations by working closely with the circuit design teams. •Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that meet stringent matching performance, area and power requirements. Education & Experience * BSEE, MSEE, PhD, or equivalent Apple Inc. Cupertino CA

Digital Library Layout Designer

Apple Inc.