Digital Design Engineer

Analog Devices, Inc. Greensboro , NC 27395

Posted 5 months ago

Analog Devices (NASDAQ: ADI) designs and manufactures semiconductor products and solutions. We enable our customers to interpret the world around us by intelligently bridging the physical and digital worlds with unmatched technologies that sense, measure and connect.

Analog Devices Inc. is seeking an intelligent and versatile digital physical design engineer to join our wideband transceiver design group. You will join a team of digital and analog CMOS designers implementing state of the art RF transceiver chips. As a member of the digital team, your focus will be on implementing digital designs in an RTL to GDS flow . As a member of a small, focused team, you will have opportunities to be involved with broad aspects of the chip design process, including RTL coding, design floor planning, synthesis, place and route, static timing closure, and LVS/DRC verification. Close interaction with fellow digital and analog circuit engineers is expected. The role will include collaboration with design teams at other ADI sites and which may require some travel.

Responsibilities

  • Implementing digital designs using synthesis and place/route tool sets

  • Design floor planning and partitioning for hierarchical SOC design flows

  • Performing static timing analysis for signoff and timing closure, including multi-frequency clock systems

  • LVS/DRC signoff for tape out verification

  • Contribute to improving design flows and processes across all area of digital design from RTL to GDS

  • Collaborating with digital and analog designers to bring high performance mixed signal products to production

Requirements

  • BS/MS Electrical Engineering

  • 3-5 years' experience working with digital implementation tools:

  • Synthesis from Cadence (Genus) and/or Synopsys (Design Compiler) tools

  • Place and route from Cadence (Innovus) and/or Synopsys (ICC) tools

  • Static timing analysis using Cadence (Tempus) and/or Synopsys (Primetime) tools

  • Knowledge of RTL coding techniques and good design practices

  • Working knowledge of HDL simulation and testbench mythologies desirable

  • Desired knowledge in:

  • Ultra-deep submicron technologies below 65nm, FINFET technologies desirable

  • Flip chip design floorplanning

  • Hierarchical design methodologies for synthesis, layout, and timing analysis

  • Strong working knowledge of digital clock tree insertion, balancing, and analysis

  • DFT methodologies and practices

  • Understanding of timing closure of mixed signal design environments

  • Scripting languages such as TCL, Perl, Python, or similar

  • Knowledge of TCL scripting inside digital implementation tools desirable

  • Strong ability to develop custom programs/scripts to solve problems

  • Linux shell scripting in csh and/or bash

  • Strong communication skills are required.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce

  • Bureau of Industry and Security and/or the U.S. Department of State

  • Directorate of Defense Trade Controls. As such, applicants for this position except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) may have to go through an export licensing review process.

Analog Devices, Inc. is an Equal Opportunity Employer Minorities/Females/Vet/Disability

EEO is the Law: Notice of Applicant Rights Under the Law

Education Level: Bachelor's Degree

Travel Required: Yes, 10% of the Time


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Principal Digital Design Engineer

Qorvo

Posted 2 months ago

VIEW JOBS 7/21/2019 12:00:00 AM 2019-10-19T00:00 Principal Digital Design Engineer SUMMARY: Qorvo is seeking a Principal Digital Design Engineer responsible for a wide variety of Digital ASIC Design tasks, which include designing block-level self-checking test benches using modern verification techniques. Designs primarily interface to Analog RF functions, including development of Serial Interfaces, Register Blocks, OTP Blocks, supporting Clock and Reset analog circuits, and timed enabling/switching of Analog signal paths. This position involves the full Digital Design flow including interacting with Systems for Specification generation, Architecture development, RTL description using Verilog/System Verilog, Verilog Simulation Verification via developed Test Benches, Logic Synthesis and associated Static Timing Analysis, executing a Place & Route tool, and familiarization with Scan testing. Documentation and presentation at Design Reviews is required. RESPONSIBILITIES: * Receive Specifications from Module Architects/System Engineers – review, assess, provide feedback, and develop a digital micro-architecture * Generate RTL to comply with specifications, both by manual development and automated generation * System Verilog Verification Simulations of the design by creating Test Benches at block level. Create new Verification tests and utilize existing tests that are to be modified as needed. Execute both RTL Simulations and Gate Simulations. * Execute Logic Synthesis and Static Timing Analysis * Execute remaining back-end tools as appropriate – Place & Route, LEC * Create Cadence schematic database of Digital Blocks via Virtuoso QUALIFICATIONS: * Expert level knowledge of System Verilog / Verilog Language and Simulation. Prefer Cadence Incisive Verilog Simulator. * Experience in scripting languages (PERL, Python, C/C++, UNIX/LINUX, shell) * Experience to some level in Synthesis and Static Timing Analysis * Preferred experience running Place & Route tools, specifically Cadence; using Cadence Virtuoso, verifying top-level database via Cadence Schematics; running Cadence AMS Simulations * Preferred experience using System Verilog Assertions and/or functional coverage * Preferred experience with the MIPI RFFE Standard / Protocol / operation * Strong communication skills to interface with other teams * BSEE required, MSEE preferred * 8+ years minimum of relevant experience MAKE A DIFFERENCE AT QORVO We are Qorvo. We do more than create innovative RF solutions for the mobile, defense and infrastructure markets – we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us. We are an Equal Employment Opportunity (EEO) / Affirmative Action employer and welcome all qualified applicants. Applicants will receive fair and impartial consideration without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, military or veteran status, physical or mental disability, genetic information, and/or any other status protected by law. #LI-SM1 Experience Level Individual Contributor Job Type Full Time Location NC - Greensboro (HQ) Qorvo Greensboro NC

Digital Design Engineer

Analog Devices, Inc.