Sorry, this job is no longer accepting applications. See below for more jobs that match what you’re looking for!

Design Verification Engineer (Uvm / Soc / AMS / Low Power)

Expired Job

Redolent, Inc Irvine , CA 92618

Posted 2 weeks ago

We have following urgent role with our DIRECT client
Title: Design Verification Engineer (UVM / SoC / AMS / Low Power)
DURATION: 6+ months
Compensation: Competitive ( DOE )

Job Description:
The basic requirements should include:
  1. Very good knowledge on UVM
  2. able to architect and develop UVM based benches from scratch
  3. able to code UVM test cases to verify modules
  4. Good knowledge on ARM based SoCs and experience in writing C tests
  5. Must have hands-on Gate sims
  • Low Power or AMS verification experience is preferred
upload resume icon
See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Low Power Design Engineer

Broadcom Corporation

Posted 1 week ago

VIEW JOBS 1/9/2019 12:00:00 AM 2019-04-09T00:00 Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability or protected veteran status. Job Description: ASIC Low Power Design Engineer: * Oversees definition, design, verification, and documentation for low power intent development. * Understands all aspects of the ASIC process flow from high-level design to synthesis, place and route, and timing, to aid in reducing power across all the steps of the ASIC design process. * Have broad expertise or knowledge, uses skills to contribute to development of company objectives and principles and to achieve goals in creative and effective ways. * Works on significant and unique issues where analysis of situations or data requires an evaluation of intangibles. Exercises independent judgment in methods, techniques and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups. * Acts independently to determine methods and procedures on new or special assignments. May supervise the activities of others. * Typically requires a minimum of 12+ years of related experience. At this level, post-graduate coursework may be expected. * Work with architects and logic designers, to understand and define power intent using UPF. * Support UPF for design/verification/Implementation teams, and verify and signoff low power intent using industry standard low power checking tools. * Work closely with design,verification, implementation teams to define low power vectors, generate early and sign off power data using industry standard power analysis tools e.g. prime power. * Analyze power data, work closely with physical designers and logic designers to optimize for low power and improve overall PPA. * Support in enhancing low power flows, work with tool vendors to address any power-related tool or flow issues. * Hands-on skills in one of the scripting languages, Shell/TCL/Perl/Python * Experience with correlating pre-silicon power estimates with post-silicon measurements is plus. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence. Broadcom Corporation Irvine CA

Design Verification Engineer (Uvm / Soc / AMS / Low Power)

Expired Job

Redolent, Inc