CPU Performance Architect

Marvell Raleigh , NC 27611

Posted 8 months ago

We are looking for performance architects for the ThunderX line of high performance ARM server processors.

In this role you will have responsibility to develop micro-architecture features to push the boundary of single core and multi-core CPU performance.

Responsibilities include:

  • Writing performance models of core, memory subsystem, or I/O subsystem working with other architects and design engineers to understand the design and constraints

  • Use performance models to project performance of different design options and understand bottlenecks

  • Develop familiarity with published literature in focus area

  • Develop novel techniques to solve performance bottlenecks, write code to model any such novel ideas, and project expected performance gains

  • Work with designers to understand implementation constraints and adapt new ideas to work within constraints - Debug performance issues in RTL and silicon

  • Create documentation (presentations/reports) to describe architecture approaches and performance data for internal and external audiences

Requirements:

Bachelor's degree in Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10- 15 years of related professional experience OR Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.

  • PhD with a few years experience preferred

  • Experience modeling CPU architectures in C/C++ required

  • Experience in new architecture technique development and associated performance modeling and trade-off analysis required

  • Prefer candidates with some knowledge of Verilog and debugging of RTL performance issues

#LI-TM1

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.


icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
CPU Microarchitect / Storage Unit Lead

Qualcomm

Posted 2 weeks ago

VIEW JOBS 10/4/2019 12:00:00 AM 2020-01-02T00:00 Job Detail Job Id E1971656 Job Title CPU Microarchitect / Storage Unit Lead Post Date 10/03/2019 Company Qualcomm Technologies, Inc. Job Area Engineering - Hardware Location North Carolina - Raleigh Texas - Austin Job Overview Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age and this is where you come in. Responsible for the microarchitecture, design, and RTL coding for the Storage Unit (SU) of a new CPU core. Lead and mentor a team of micro-architects and RTL engineers. Collaborate with other unit owners to agree on interface signal and timing specifications. Work with the verification team to ensure the instruction unit, and CPU core, is functional and meets power, performance and area targets. All Qualcomm employees are expected to actively support diversity on their teams, and in the Company. Minimum Qualifications Bachelor's degree in Science, Engineering, or related field. 7+ years ASIC design, verification, or related work experience." id="hdnMinimumQualifications" />Bachelor's degree in Science, Engineering, or related field. 7+ years ASIC design, verification, or related work experience. Preferred Qualifications Minimum 5+ years of experience in: Design and implementation of the storage unit in high-speed pipelined processors including: microarchitecture definition, logic optimization and power/area/performance trade-offs, RTL synthesis, and static timing analysis flows Expertise in load/store execution, memory consistency models, memory coherence protocols , virtual memory, TLB design, nested page tables, hardware page table traversal; instruction, data, and unified caches Strong leadership skills Principles of in-order and out-of-order CPU architecture. Familiarity with advanced processor architecture requirements, including cache/memory hierarchy, cache management, bus interfacing, exception and interrupt handling, and debug functionality. Design and debug of Verilog/SystemVerilog RTL for synthesis and in simulation tools Verification through SystemVerilog properties, assertions and coverage Experience with microarchitecture in one or more of the following areas: instruction fetch and decode, instruction scheduling, register renaming, out-of-order execution, integer and floating point execution pipelines, " id="hdnPreferredQualifications" />Minimum 5+ years of experience in: Design and implementation of the storage unit in high-speed pipelined processors including: microarchitecture definition, logic optimization and power/area/performance trade-offs, RTL synthesis, and static timing analysis flows Expertise in load/store execution, memory consistency models, memory coherence protocols , virtual memory, TLB design, nested page tables, hardware page table traversal; instruction, data, and unified caches Strong leadership skills Principles of in-order and out-of-order CPU architecture. Familiarity with advanced processor architecture requirements, including cache/memory hierarchy, cache management, bus interfacing, exception and interrupt handling, and debug functionality. Design and debug of Verilog/SystemVerilog RTL for synthesis and in simulation tools Verification through SystemVerilog properties, assertions and coverage Experience with microarchitecture in one or more of the following areas: instruction fetch and decode, instruction scheduling, register renaming, out-of-order execution, integer and floating point execution pipelines, Education Requirements -B.S. or M.S.E.E. Computer or Electrical Engineering Keywords Qualcomm Raleigh NC

CPU Performance Architect

Marvell