Sorry, this job is no longer accepting applications. See below for more jobs that match what you’re looking for!

CPU Design Top Level Verification Engineer - Austin

Expired Job

Apple Inc. Austin , TX 78719

Posted 2 months ago

Job Summary

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly.

Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products.

The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product In this highly visible role, you will be at the center of a chip design effort interfacing with all disciplines, with a critical impact on getting functional products to millions of customers quickly.

Key Qualifications

  • You should have 5+ years of CPU verification experience. In-depth knowledge CPU microarchitecture including both CPU core pipeline and multi-CPU memory system.- You should have Expertise in driving random test generators and writing/debugging assembly based tests.- Experience with advanced verification techniques such as formal and assertions a plus.- Experience in silicon bringup a plus.

    Should be a great teammate with excellent communication skills, be able to work independently on the verification efforts for a block/area of the design. Some travel may be required

Description

As a CPU top level verification engineer owning the verification tasks from the top level of the CPU, you will have the responsibilities as follows:Work closely with architecture and RTL designers on verifying the functional correctness of the design

Develop test plans that cover the full functionality of the CPUDevelop stimulus by writing directed test cases in assembly

Develop stimulus by driving random test generation tools

Develop coverage monitors and analyze coverage to ensure all the test scenarios are covered

Debug waveforms to debug issues and isolate them down to root cause across the full multi-CPU design.

Education

BS, MS, or Ph.D. in Electrical Engineering, Computer Science, or Computer Engineering is required.



See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Download the
LiveCareer app and find
your dream job anywhere
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Design Verification Engineer ( BiLingual )

Redolent, Inc

Posted Yesterday

VIEW JOBS 11/14/2018 12:00:00 AM 2019-02-12T00:00 We have the following urgent requirement with our client:<br />  <br /> Title:  <strong>Design Verification Engineer ( Bi-Lingual )</strong><br /> Location: Austin, TX<br /> Duration: <strong> 6 to 12+ Months</strong><br /> Compensation:  DOE<br /> <br /> <br /> <strong>Notes:</strong><br /> Due to project requirement - Candidate needs to be Bilingual.  Apart from English, other language can be <strong>Chinese /  Mandarin or Japanese or Korean, Cantonese​ or other East Asian language</strong><br /> <br /> <br /> <strong>Details</strong><br /> • Requires strong experience with development of<strong> UVM, OVM, VMM and/or Verilog, SystemVerilog t</strong>est benches for full chip testbench and usage of simulation tools/debug environments like Synopsys VCS, Cadence IES to test full chip FPGA fabric and SoCs.<br /> • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification.<br /> • Verification experience AXI, NoC, HBM, DDR4, PCIe verification is a plus.<br /> • Verification experience in full chip verification is a plus.<br /> • Strong understanding of different phases of ASIC and/or full custom chip development is required.<br /> • Experience in modeling SystemC and using SystemC based models in verification is a plus.<br /> • Experience with FPGA programming and software is a plus.<br /> • Verification experience in  PCIe, Processors, Graphics is a plus.<br /> • Experience with formal property checking tools such as Cadence (IEV), Jasper, and Synopsys (Magellan) is a plus.<br /> • Experience with gate level simulation, power verification, reset verification, contention checking, abstraction techniques is a plus.<br /> • Some DFX/DFT and UPF/power-aware-simulation experience is a plus Redolent, Inc Austin TX

CPU Design Top Level Verification Engineer - Austin

Expired Job

Apple Inc.