CAD Engineer- Queue Administrator

Apple Inc. Portland , OR 97228

Posted 2 months ago

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices.

We are searching for a strong engineer to join our exciting team of problem solvers. As a Queue Administrator, you will provide multi-site, multi-team design support as part of the Infrastructure CAD Team. Technical areas of responsibility include compute-farm queuing software maintenance and management, support for vendor license integration, forecasting of hardware and software needs, and developing software and databases for metric tracking. We will empower you to engage and collaborate with CAD Engineers to optimize tool-flows and regression suites.

Key Qualifications

  • Approximately 10 years of experience in a relevant role

  • Expert level knowledge of batch scheduling or server queuing systems, such as GE, LSF, NC

  • Fluent scripting skills in Python, Perl, TCL or Shell

  • A deep background solving complex problems and improving integrated tool-flows into a batch/interactive queuing system.

  • Successful web-based metrics reporting and data visualization experience

  • Hands on experience in database queries (SQL, Splunk)

  • Exposure to vendor license management and syntax

  • Practical knowledge of configuration management tools (Perforce, GIT)

  • A strong ability to handle a high engineering support load and coordinate with multiple users and management across multiple teams

Description

In this role, you will:

  • Coordinate, lead and support compute-farm queuing software for multiple teams at multiple sites

  • Triage and solve problems user issues related to queue job submissions

  • Provide real time and historical reports for queuing usage/metrics and compute data at all sites

  • Optimize compute-farm queue configurations for license/resource usage and integration with tool-flows and regression suites

  • Improve job and license allocation more efficient by working with tool vendors

  • Maintain and update tool wrappers, module-files and environment files

  • Direct EDA tool installation

  • Assist with flow integration

  • Create and maintain scripts and automation for infrastructure support

Education & Experience

BS/MS in engineering, computer science or other technical field

icon no score

See how you match
to the job

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon
lc_ad

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
CAD Engineer Timing For TransistorLevel Flows & Methodologies

Apple Inc.

Posted 2 months ago

VIEW JOBS 9/12/2020 12:00:00 AM 2020-12-11T00:00 Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. In this role you will own defining, implementing, and supporting the methodologies, flows, and tools necessary to verify transistor-level circuits in the areas of timing, signal integrity and circuit verification. You will work very closely with digital and analog designers to ensure that their designs meet functionality, timing, electrical, power, and signal integrity goals. Key Qualifications * Typically requires at least 3+ years of hands on experience in timing, STA, CAD/methodology, etc * Proficiency in STA and relevant methodologies for timing closure, signal integrity analysis, cross-talk, and OCV (AOCV, POCV) effects, etc * Proficiency in formal/functional/logic-to-circuit equivalence checking (FEC) techniques and implementation a plus * Experience with transistor-level tools such as NanoTime, PathMill, ESP (Verilog to Spice equivalence checking), LEC, HSPICE * Familiar with digital custom circuit designs including dynamic circuit techniques and memories as well as SPICE models and netlists * Experience programming in Perl, TCL, or similar language * Strong communicator who can accurately describe issues and follow them through to completion Description In this exciting role, you will: - Collaborate with design teams to understand and debug tool issues and constraints - Build/maintain flows, scripts and methodologies for transistor level analysis - Work closely with both the Design and CAD teams to drive timing, power, signal integrity, and functional verification closure efforts - Perform deep analysis of timing paths to identify key issues - Document and help build guidelines/specs Education & Experience BS, MS preferred, degree in technical field Apple Inc. Portland OR

CAD Engineer- Queue Administrator

Apple Inc.