CAD Engineer - Layout Verification

Intel Corp. San Jose , CA 95111

Posted 2 months ago

CAD Engineer - Layout VerificationJob Description

Intel Programmable Solutions Group is looking for a CAD Engineer who can lead the effort of developing next generation Layout Verification flows & methodologies, including DRC, LVS, ERC & DFM enabling effective execution of complex FPGA projects. As a part of the Design Automation team, you will support PSG Custom, ASIC and Chip Integration teams in effectively applying the tools/flows and design methodologies towards productive chip execution. You will engage in strategic roadmap development with key EDA vendors, foundries and other Intel Business Units.

Successful candidate must be self-driven, detail-oriented & must have strong interpersonal, analytical & negotiation skills. Must have prior cross-functional and cross-site work experience. Candidate should have ability to follow a structured and disciplined decision-making and development process.


BSEE+ minimum 7 years or MSEE+ minimum 5 years experience as CAD Engineer supporting layout verification & extraction domains.

Proficiency in developing & validating layout verification software for DRC, LVS, ERC and DFM flows using ICValidator and Calibre tools.

Experience developing & supporting StarRC, Calibre PERC and StarRC-CCI interface flows.

Tcl scripting & Python programming skills to develop, debug and enhance flows.

In-depth understanding of device physics, layout rules and device identification concepts.

Advance process node tapeout experience is a must

Knowledge of all aspects of ASIC physical design preferred.

Inside this Business Group

The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today.

Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

upload resume icon
See if you are a match!

See how well your resume matches up to this job - upload your resume now.

Find your dream job anywhere
with the LiveCareer app.
Mobile App Icon
Download the
LiveCareer app and find
your dream job anywhere
App Store Icon Google Play Icon

Boost your job search productivity with our
free Chrome Extension!

lc_apply_tool GET EXTENSION

Similar Jobs

Want to see jobs matched to your resume? Upload One Now! Remove
Asic Verification Engineer

Macropace Technologies

Posted Yesterday

VIEW JOBS 1/17/2019 12:00:00 AM 2019-04-17T00:00 <p>ASIC verification Engineer</p><p>San Jose, CA </p><p>Full Time Position</p> <p><br> - Develop and enhance scoreboard checks and stimulus <br> - Develop directed and random verification ntests to validate block and IP functionality <br> - Develop verification function coverage <br> - HDL Code coverage analysis and run gate sim <br> - Debug regression failures <br> <br> Required skills: <br> - 5 or more years of proven verification experience on large ASIC development projects <br> - Hands on design verification experience with high-speed transceiver protocols, Memory controller, Ethernet, Serdes (one of them) is a must <br> - Strong background in SystemVerilog and UVM verification methodologies <br> - Expertise in C/C++, Verilog, System Verilog, System C, Python, UVM etc. <br> - Strong debug skills and experience with debug tools such as DVE/Verdi <br> - Strong analytical/problem solving skills and pronounced attention to details <br> - Strong interpersonal and communication skills </p> Macropace Technologies San Jose CA

CAD Engineer - Layout Verification

Intel Corp.