The Low Level RF (LLRF) Systems Group is part of the Electronics Engineering Division (EED) within the Accelerator Directorate (AD). The LLRF Engineer will be responsible for developing LLRF systems in collaboration with external and internal teams in support of the LCLS and LCLS-II accelerators. The LLRF Group will be responsible for all the LLRF systems currently in operation and under development, overseeing the work of engineers and technical support personnel. This includes systems development, implementation, operation, maintenance and upgrades of all SLAC's RF control systems as well as any new LLRF research and development under the responsibility of the Accelerator Directorate.
The LLRF Group is responsible for developing best in class solutions for all RF beam control systems at SLAC. The LLRF Engineer will work with the worldwide community developing these solutions and help create a global strategic vision, setting standards for performance, reliability, flexibility and design re-use.
The LLRF Engineer will also act as a liaison to other scientists and engineers, external agencies and other national laboratories, promote partnerships with academia and industry, and contribute to collaborative initiatives in line with the Accelerator Directorate's vision and strategy. Additional responsibilities will include collaboration with scientific staff at the laboratory to define and elaborate LLRF systems requirements.
The primary responsibilities include the following:
Steward the development, planning, volume production, and installation of the LCLS-II LLRF systems. This includes developing the expertise required to receive and accept ownership of the LCLS and LCLS-II LLRF systems that are being developed by partner labs and the Technology Innovation Directorate. The successful candidate will participate in the development, prototype testing, commissioning and operation of these systems.
Collaborate with SLAC colleagues to ensure the integration of LLRF with other accelerator subsystems such as the local and global control system and power RF systems. A seamless integration with beam physics modeling and implementation is also required.
Participate in the overall management of the LLRF section by identifying short and long term requirements and ensuring those requirements are met.
Oversee budget and schedule for assigned activities and projects.
Work within the division to ensure a seamless integration of the LLRF systems by managing the interfaces and installation.
Works closely with developers by contributing to the hardware design, FPGA firmware development and EPICS integration of the LLRF systems.
Works closely with operations staff to develop the Human Machine Interface to the RF system.
Develops and maintains strong working relationships with scientific and operations leaders in the laboratory to ensure overall directorate goals are met as well as with the greater community of RF and Electronic engineers responsible for building LLRF and Beam Instrumentation systems.
Education & Experience:
Bachelor's degree plus ten years of relevant experience or a combination of education and relevant experience is required. Advanced degree is preferred.
Knowledge, Skills and Abilities:
The successful candidate will have a broad range of experience developing cutting edge technologies as applied to RF control systems and beam instrumentation.
Demonstrated experience leading and managing teams.
Demonstrated experience leading complex projects or programs.
Minimum of 10 years proven experience in the development of Low Level RF systems for a diversity of particle accelerators.
Deep understanding of Field Programmable Gate Arrays, digital-to-analog and analog-to-digital conversion, analog and digital RF circuit design, low noise signal processing and low noise DC-DC converter design, high speed feedback systems, and RF techniques utilized in heterodyne systems.
Proven experience in the commissioning and operations of RF systems for particle accelerators including direct knowledge of operations and the Human Machine Interfaces.
Proven track record in maintaining a safe and respectful environment that fosters open collaborations, innovation and a productive exchange of ideas.
Demonstrated ability to work and communicate effectively with others.
Good communication skills, both through written reports and oral presentations.
It is highly desired that the successful candidate also has:
Extensive skills in the implementation of FPGAs, preferably using the Xilinx family of products.
Good understanding of the EPICS control system, and its integration and operation of LLRF systems.
Proven ability to work remotely and as a member of collaborative teams.
Effective Decisions: Uses job knowledge and solid judgment to make quality decisions in a timely manner.
Self-Development: Pursues a variety of venues and opportunities to continue learning and developing.
Dependability: Can be counted on to deliver results with a sense of personal responsibility for expected outcomes.
Initiative: Pursues work and interactions proactively with optimism, positive energy, and motivation to move things forward.
Adaptability: Flexes as needed when change occurs, maintains an open outlook while adjusting and accommodating changes.
Communication: Ensures effective information flow to various audiences and creates and delivers clear, appropriate written, spoken, presented messages.
Relationships: Builds relationships to foster trust, collaboration, and a positive climate to achieve common goals.
Frequently sit, grasp lightly, use fine manipulation and perform desk-based computer tasks, lift, carry, push pull objects that weigh to ten pounds.
Occasionally sit, use a telephone or write by hand.
Rarely kneel, crawl, climb, twist, bend, stoop, squat, reach or work above shoulders, sort, file paperwork or parts, operate foot and hand controls.
Demonstrates the ability to work well with Stanford colleagues and clients and with external organizations.
Subject to and expected to comply with all applicable University policies and procedures, including but not limited to the personnel policies and other policies found in the University's Administrative Guide, http://adminguide.stanford.edu.
SLAC National Accelerator Laboratory is an Affirmative Action / Equal Opportunity Employer and supports diversity in the workplace. All employment decisions are made without regard to race, color, religion, sex, national origin, age, disability, veteran status, marital or family status, sexual orientation, gender identity, or genetic information. All staff at SLAC National Accelerator Laboratory must be able to demonstrate the legal right to work in the United States. SLAC is an E-Verify employer.
Final candidates are subject to background checks prior to commencement of employment at the SLAC National Accelerator Laboratory.
Internal candidates, who are selected for hire, may require degree verification and/or credit checks based on requirements of the new position.
For Clery Act Information click here: http://www.stanford.edu/group/SUDPS/safety-report/security-authorities.shtml
Slac National Accelerator Laboratory